NVIDIA/open-gpu-kernel-modules
1
0
Fork 0
mirror of https://github.com/NVIDIA/open-gpu-kernel-modules.git synced 2026-02-06 08:09:58 +00:00
Code Issues Packages Projects Releases Wiki Activity

535.98

Browse Source
This commit is contained in:
Bernhard Stoeckner
2023-08-08 18:26:28 +02:00
parent 29f830f1bb
commit 12c0739352
85 changed files with 33144 additions and 32566 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/nvidia/arch/nvalloc/common/inc/flcnretval.h
View File

@@ -1,5 +1,5 @@
/*
* SPDX-FileCopyrightText: Copyright (c) 2008-2022 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
* SPDX-FileCopyrightText: Copyright (c) 2008-2023 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a
@@ -262,6 +262,7 @@ typedef NvU8 FLCN_STATUS;
// Warnings.
#define FLCN_WARN_NOTHING_TO_DO (0xD0U)
#define FLCN_WARN_NOT_QUERIED (0xD1U)
#define FLCN_WARN_DATA_NOT_AVAILABLE (0xD2U)
// Queue handling Errors
#define FLCN_ERR_QUEUE_MGMT_INVALID_UNIT_ID (0xE0U)

3
src/nvidia/arch/nvalloc/common/inc/nvcst.h
View File

@@ -84,6 +84,7 @@ CHIPSET_SETUP_FUNC(QEMU_setupFunc)
CHIPSET_SETUP_FUNC(Ampere_eMag_setupFunc)
CHIPSET_SETUP_FUNC(Huawei_Kunpeng920_setupFunc)
CHIPSET_SETUP_FUNC(Mellanox_BlueField_setupFunc)
CHIPSET_SETUP_FUNC(Mellanox_BlueField3_setupFunc)
CHIPSET_SETUP_FUNC(Amazon_Gravitron2_setupFunc)
CHIPSET_SETUP_FUNC(Fujitsu_A64FX_setupFunc)
CHIPSET_SETUP_FUNC(Ampere_Altra_setupFunc)
@@ -244,7 +245,7 @@ CSINFO chipsetInfo[] =
{PCI_VENDOR_ID_MELLANOX, 0xA2D0, CS_MELLANOX_BLUEFIELD, "Mellanox BlueField", Mellanox_BlueField_setupFunc},
{PCI_VENDOR_ID_MELLANOX, 0xA2D4, CS_MELLANOX_BLUEFIELD2, "Mellanox BlueField 2", NULL},
{PCI_VENDOR_ID_MELLANOX, 0xA2D5, CS_MELLANOX_BLUEFIELD2, "Mellanox BlueField 2 Crypto disabled", NULL},
{PCI_VENDOR_ID_MELLANOX, 0xA2DB, CS_MELLANOX_BLUEFIELD3, "Mellanox BlueField 3", NULL},
{PCI_VENDOR_ID_MELLANOX, 0xA2DB, CS_MELLANOX_BLUEFIELD3, "Mellanox BlueField 3", Mellanox_BlueField3_setupFunc},
{PCI_VENDOR_ID_AMAZON, 0x0200, CS_AMAZON_GRAVITRON2, "Amazon Gravitron2", Amazon_Gravitron2_setupFunc},
{PCI_VENDOR_ID_FUJITSU, 0x1952, CS_FUJITSU_A64FX, "Fujitsu A64FX", Fujitsu_A64FX_setupFunc},
{PCI_VENDOR_ID_CADENCE, 0xDC01, CS_PHYTIUM_S2500, "Phytium S2500", NULL},

11
src/nvidia/arch/nvalloc/common/inc/rmlsfm.h
View File

@@ -150,7 +150,8 @@
#define LSF_FALCON_ID_NVJPG_RISCV_EB (23U)
#define LSF_FALCON_ID_OFA_RISCV_EB (24U)
#define LSF_FALCON_ID_NVENC_RISCV_EB (25U)
#define LSF_FALCON_ID_END (26U)
#define LSF_FALCON_ID_PMU_RISCV_EB (26U)
#define LSF_FALCON_ID_END (27U)
#define LSF_FALCON_ID_INVALID (0xFFFFFFFFU)
@@ -176,13 +177,13 @@
#define LSF_FALCON_ID_END_18 (18U)
#define LSF_FALCON_ID_END_21 (21U)
#define LSF_FALCON_INSTANCE_DEFAULT_0 (0x0)
#define LSF_FALCON_INSTANCE_COUNT_DEFAULT_1 (0x1)
#define LSF_FALCON_INSTANCE_DEFAULT_0 (0x0U)
#define LSF_FALCON_INSTANCE_COUNT_DEFAULT_1 (0x1U)
// Currently max supported instance is 8 for FECS/GPCCS SMC
#define LSF_FALCON_INSTANCE_FECS_GPCCS_MAX (0x8)
#define LSF_FALCON_INSTANCE_FECS_GPCCS_MAX (0x8U)
#define LSF_FALCON_INSTANCE_INVALID (0xFFFFFFFFU)
#define LSF_FALCON_INDEX_MASK_DEFAULT_0 (0x0)
#define LSF_FALCON_INDEX_MASK_DEFAULT_0 (0x0U)
/*!
* Checks if the LSF Falcon specified by falconId uses a falconInstance to uniquely identify itself.

4
src/nvidia/arch/nvalloc/unix/include/os-interface.h
View File

@@ -214,8 +214,8 @@ NV_STATUS NV_API_CALL os_offline_page_at_address(NvU64 address);
extern NvU32 os_page_size;
extern NvU64 os_page_mask;
extern NvU8 os_page_shift;
extern NvU32 os_sev_status;
extern NvBool os_sev_enabled;
extern NvBool os_cc_enabled;
extern NvBool os_cc_tdx_enabled;
extern NvBool os_dma_buf_enabled;
/*

36
src/nvidia/arch/nvalloc/unix/src/os.c
View File

@@ -2712,8 +2712,8 @@ void osInitSystemStaticConfig(SYS_STATIC_CONFIG *pConfig)
{
pConfig->bIsNotebook = rm_is_system_notebook();
pConfig->osType = nv_get_os_type();
pConfig->osSevStatus = os_sev_status;
pConfig->bOsSevEnabled = os_sev_enabled;
pConfig->bOsCCEnabled = os_cc_enabled;
pConfig->bOsCCTdxEnabled = os_cc_tdx_enabled;
}
NvU32 osApiLockAcquireConfigureFlags(NvU32 flags)
@@ -4161,24 +4161,34 @@ osAllocPagesNode
return status;
}
NV_STATUS
void
osAllocAcquirePage
(
NvU64 pAddress
NvU64 pAddress,
NvU32 pageCount
)
{
os_get_page(pAddress);
return NV_OK;
NvU32 i;
for (i = 0; i < pageCount; i++)
{
os_get_page(pAddress + (i << os_page_shift));
}
}
NV_STATUS
void
osAllocReleasePage
(
NvU64 pAddress
NvU64 pAddress,
NvU32 pageCount
)
{
os_put_page(pAddress);
return NV_OK;
NvU32 i;
for (i = 0; i < pageCount; i++)
{
os_put_page(pAddress + (i << os_page_shift));
}
}
/*
@@ -4262,6 +4272,12 @@ osGetPageSize(void)
return os_page_size;
}
NvU8
osGetPageShift(void)
{
return os_page_shift;
}
/*