mirror of
https://github.com/NVIDIA/open-gpu-kernel-modules.git
synced 2026-03-12 00:29:56 +00:00
515.43.04
This commit is contained in:
60
src/common/sdk/nvidia/inc/ctrl/ctrla06f/ctrla06fbase.h
Normal file
60
src/common/sdk/nvidia/inc/ctrl/ctrla06f/ctrla06fbase.h
Normal file
@@ -0,0 +1,60 @@
|
||||
/*
|
||||
* SPDX-FileCopyrightText: Copyright (c) 2007-2022 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
||||
* SPDX-License-Identifier: MIT
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||||
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
||||
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
||||
* DEALINGS IN THE SOFTWARE.
|
||||
*/
|
||||
|
||||
#pragma once
|
||||
|
||||
//
|
||||
// This file was generated with FINN, an NVIDIA coding tool.
|
||||
// Source file: ctrl/ctrla06f/ctrla06fbase.finn
|
||||
//
|
||||
|
||||
|
||||
|
||||
|
||||
/* GK100_GPFIFO control commands and parameters */
|
||||
|
||||
#include "ctrl/ctrlxxxx.h"
|
||||
#include "ctrl/ctrl906f.h" /* A06F is partially derived from 906F */
|
||||
|
||||
#define NVA06F_CTRL_CMD(cat,idx) \
|
||||
NVXXXX_CTRL_CMD(0xA06F, NVA06F_CTRL_##cat, idx)
|
||||
|
||||
/* GK100_GPFIFO command categories (6bits) */
|
||||
#define NVA06F_CTRL_RESERVED (0x00)
|
||||
#define NVA06F_CTRL_GPFIFO (0x01)
|
||||
#define NVA06F_CTRL_EVENT (0x02)
|
||||
#define NVA06F_CTRL_INTERNAL (0x03)
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_NULL
|
||||
*
|
||||
* This command does nothing.
|
||||
* This command does not take any parameters.
|
||||
*
|
||||
* Possible status values returned are:
|
||||
* NV_OK
|
||||
*
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_NULL (0xa06f0000) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_RESERVED_INTERFACE_ID << 8) | 0x0" */
|
||||
|
||||
/* _ctrla06fbase_h_ */
|
||||
94
src/common/sdk/nvidia/inc/ctrl/ctrla06f/ctrla06fevent.h
Normal file
94
src/common/sdk/nvidia/inc/ctrl/ctrla06f/ctrla06fevent.h
Normal file
@@ -0,0 +1,94 @@
|
||||
/*
|
||||
* SPDX-FileCopyrightText: Copyright (c) 2007-2022 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
||||
* SPDX-License-Identifier: MIT
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||||
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
||||
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
||||
* DEALINGS IN THE SOFTWARE.
|
||||
*/
|
||||
|
||||
#pragma once
|
||||
|
||||
#include <nvtypes.h>
|
||||
|
||||
//
|
||||
// This file was generated with FINN, an NVIDIA coding tool.
|
||||
// Source file: ctrl/ctrla06f/ctrla06fevent.finn
|
||||
//
|
||||
|
||||
|
||||
|
||||
#include "ctrl/ctrla06f/ctrla06fbase.h"
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_EVENT_SET_NOTIFICATION
|
||||
*
|
||||
* This command sets event notification state for the associated channel.
|
||||
* This command requires that an instance of NV01_EVENT has been previously
|
||||
* bound to the associated channel object.
|
||||
*
|
||||
* event
|
||||
* This parameter specifies the type of event to which the specified
|
||||
* action is to be applied. This parameter must specify a valid
|
||||
* NVA06F_NOTIFIERS value (see cla06f.h for more details) and should
|
||||
* not exceed one less NVA06F_NOTIFIERS_MAXCOUNT.
|
||||
* action
|
||||
* This parameter specifies the desired event notification action.
|
||||
* Valid notification actions include:
|
||||
* NVA06F_CTRL_SET_EVENT_NOTIFICATION_ACTION_DISABLE
|
||||
* This action disables event notification for the specified
|
||||
* event for the associated channel object.
|
||||
* NVA06F_CTRL_SET_EVENT_NOTIFICATION_ACTION_SINGLE
|
||||
* This action enables single-shot event notification for the
|
||||
* specified event for the associated channel object.
|
||||
* NVA06F_CTRL_SET_EVENT_NOTIFICATION_ACTION_REPEAT
|
||||
* This action enables repeated event notification for the specified
|
||||
* event for the associated channel object.
|
||||
*
|
||||
* Possible status values returned are:
|
||||
* NV_OK
|
||||
* NV_ERR_INVALID_PARAM_STRUCT
|
||||
* NV_ERR_INVALID_ARGUMENT
|
||||
* NV_ERR_INVALID_STATE
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_EVENT_SET_NOTIFICATION (0xa06f0205) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_EVENT_INTERFACE_ID << 8) | NVA06F_CTRL_EVENT_SET_NOTIFICATION_PARAMS_MESSAGE_ID" */
|
||||
|
||||
#define NVA06F_CTRL_EVENT_SET_NOTIFICATION_PARAMS_MESSAGE_ID (0x5U)
|
||||
|
||||
typedef struct NVA06F_CTRL_EVENT_SET_NOTIFICATION_PARAMS {
|
||||
NvU32 event;
|
||||
NvU32 action;
|
||||
} NVA06F_CTRL_EVENT_SET_NOTIFICATION_PARAMS;
|
||||
|
||||
/* valid action values */
|
||||
#define NVA06F_CTRL_EVENT_SET_NOTIFICATION_ACTION_DISABLE (0x00000000)
|
||||
#define NVA06F_CTRL_EVENT_SET_NOTIFICATION_ACTION_SINGLE (0x00000001)
|
||||
#define NVA06F_CTRL_EVENT_SET_NOTIFICATION_ACTION_REPEAT (0x00000002)
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_EVENT_SET_TRIGGER
|
||||
*
|
||||
* This command triggers a software event for the associated channel.
|
||||
* This command accepts no parameters.
|
||||
*
|
||||
* Possible status values returned are:
|
||||
* NV_OK
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_EVENT_SET_TRIGGER (0xa06f0206) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_EVENT_INTERFACE_ID << 8) | 0x6" */
|
||||
|
||||
|
||||
/* _ctrla06fevent_h_ */
|
||||
291
src/common/sdk/nvidia/inc/ctrl/ctrla06f/ctrla06fgpfifo.h
Normal file
291
src/common/sdk/nvidia/inc/ctrl/ctrla06f/ctrla06fgpfifo.h
Normal file
@@ -0,0 +1,291 @@
|
||||
/*
|
||||
* SPDX-FileCopyrightText: Copyright (c) 2007-2022 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
||||
* SPDX-License-Identifier: MIT
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||||
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
||||
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
||||
* DEALINGS IN THE SOFTWARE.
|
||||
*/
|
||||
|
||||
#pragma once
|
||||
|
||||
#include <nvtypes.h>
|
||||
|
||||
//
|
||||
// This file was generated with FINN, an NVIDIA coding tool.
|
||||
// Source file: ctrl/ctrla06f/ctrla06fgpfifo.finn
|
||||
//
|
||||
|
||||
|
||||
|
||||
|
||||
#include "ctrl/ctrla06f/ctrla06fbase.h"
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_GET_CLASS_ENGINEID
|
||||
*
|
||||
* Please see description of NV906F_CTRL_GET_CLASS_ENGINEID for more information.
|
||||
*
|
||||
*/
|
||||
#define NVA06F_CTRL_GET_CLASS_ENGINEID (0xa06f0101) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_GPFIFO_INTERFACE_ID << 8) | 0x1" */
|
||||
|
||||
typedef NV906F_CTRL_GET_CLASS_ENGINEID_PARAMS NVA06F_CTRL_GET_CLASS_ENGINEID_PARAMS;
|
||||
|
||||
// FINN PORT: The below type was generated by the FINN port to
|
||||
// ensure that all API's have a unique structure associated
|
||||
// with them!
|
||||
#define NVA06F_CTRL_GET_CLASS_ENGINEID_FINN_PARAMS_MESSAGE_ID (0x1U)
|
||||
|
||||
typedef struct NVA06F_CTRL_GET_CLASS_ENGINEID_FINN_PARAMS {
|
||||
NVA06F_CTRL_GET_CLASS_ENGINEID_PARAMS params;
|
||||
} NVA06F_CTRL_GET_CLASS_ENGINEID_FINN_PARAMS;
|
||||
|
||||
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_RESET_CHANNEL
|
||||
*
|
||||
* Please see description of NV906F_CTRL_RESET_CHANNEL for more information.
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_RESET_CHANNEL (0xa06f0102) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_GPFIFO_INTERFACE_ID << 8) | 0x2" */
|
||||
|
||||
typedef NV906F_CTRL_CMD_RESET_CHANNEL_PARAMS NVA06F_CTRL_CMD_RESET_CHANNEL_PARAMS;
|
||||
|
||||
// FINN PORT: The below type was generated by the FINN port to
|
||||
// ensure that all API's have a unique structure associated
|
||||
// with them!
|
||||
#define NVA06F_CTRL_CMD_RESET_CHANNEL_FINN_PARAMS_MESSAGE_ID (0x2U)
|
||||
|
||||
typedef struct NVA06F_CTRL_CMD_RESET_CHANNEL_FINN_PARAMS {
|
||||
NVA06F_CTRL_CMD_RESET_CHANNEL_PARAMS params;
|
||||
} NVA06F_CTRL_CMD_RESET_CHANNEL_FINN_PARAMS;
|
||||
|
||||
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_GPFIFO_SCHEDULE
|
||||
*
|
||||
* This command schedules a channel in hardware. This command should be called
|
||||
* after objects have been allocated on the channel or a call to
|
||||
* NVA06F_CTRL_CMD_BIND has been made.
|
||||
*
|
||||
* bEnable
|
||||
* This parameter indicates whether or not the channel should be scheduled in hardware.
|
||||
* When set, the channel will be enabled in addition to being added to the appropriate runlist.
|
||||
* When not set, the channel will be disabled and removed from runlist.
|
||||
*
|
||||
* Possible status values returned are:
|
||||
* NV_OK
|
||||
* NV_ERR_INVALID_OBJECT_HANDLE
|
||||
* NV_ERR_INVALID_STATE
|
||||
* NV_ERR_INVALID_OPERATION
|
||||
*
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_GPFIFO_SCHEDULE (0xa06f0103) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_GPFIFO_INTERFACE_ID << 8) | NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_MESSAGE_ID" */
|
||||
#define NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS_MESSAGE_ID (0x3U)
|
||||
|
||||
typedef struct NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS {
|
||||
NvBool bEnable;
|
||||
NvBool bSkipSubmit;
|
||||
} NVA06F_CTRL_GPFIFO_SCHEDULE_PARAMS;
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_BIND
|
||||
*
|
||||
* This command uses the given engine to configure the channel for scheduling.
|
||||
* It alleviates the need to call NVA06F_CTRL_CMD_GPFIFO_SCHEDULE after objects
|
||||
* have been allocated. However, it requires that the caller know which engine
|
||||
* they want to be able to execute on the channel. Once this has been called
|
||||
* only objects that can be allocated on the specified engine or other engines
|
||||
* allowed to coexist on the channel will be allowed. See
|
||||
* NV2080_CTRL_CMD_GPU_GET_ENGINE_PARTNERLIST to determine which engines can
|
||||
* share a parent.
|
||||
*
|
||||
* engineType
|
||||
* This parameter specifies an NV2080_ENGINE_TYPE value indicating the
|
||||
* engine to which this channel should be bound.
|
||||
*
|
||||
* Possible status values returned are:
|
||||
* NV_OK
|
||||
* NV_ERR_INVALID_ARGUMENT
|
||||
* NV_ERR_INVALID_STATE
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_BIND (0xa06f0104) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_GPFIFO_INTERFACE_ID << 8) | NVA06F_CTRL_BIND_PARAMS_MESSAGE_ID" */
|
||||
|
||||
#define NVA06F_CTRL_BIND_PARAMS_MESSAGE_ID (0x4U)
|
||||
|
||||
typedef struct NVA06F_CTRL_BIND_PARAMS {
|
||||
NvU32 engineType;
|
||||
} NVA06F_CTRL_BIND_PARAMS;
|
||||
|
||||
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_GET_MMU_FAULT_INFO
|
||||
*
|
||||
* Please see description of NV906F_CTRL_CMD_GET_MMU_FAULT_INFO for more information.
|
||||
*
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_GET_MMU_FAULT_INFO (0xa06f0107) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_GPFIFO_INTERFACE_ID << 8) | 0x7" */
|
||||
|
||||
typedef NV906F_CTRL_GET_MMU_FAULT_INFO_PARAMS NVA06F_CTRL_GET_MMU_FAULT_INFO_PARAMS;
|
||||
|
||||
// FINN PORT: The below type was generated by the FINN port to
|
||||
// ensure that all API's have a unique structure associated
|
||||
// with them!
|
||||
#define NVA06F_CTRL_CMD_GET_MMU_FAULT_INFO_FINN_PARAMS_MESSAGE_ID (0x7U)
|
||||
|
||||
typedef struct NVA06F_CTRL_CMD_GET_MMU_FAULT_INFO_FINN_PARAMS {
|
||||
NV_DECLARE_ALIGNED(NVA06F_CTRL_GET_MMU_FAULT_INFO_PARAMS params, 8);
|
||||
} NVA06F_CTRL_CMD_GET_MMU_FAULT_INFO_FINN_PARAMS;
|
||||
|
||||
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_SET_ERROR_NOTIFIER
|
||||
*
|
||||
* This command sets the channel error notifier of the target channel.
|
||||
* bNotifyEachChannelInTSG
|
||||
* When true, the error notifier will be set on every channel in
|
||||
* the TSG that contains the channel.
|
||||
*
|
||||
* Possible status values returned are:
|
||||
* NV_OK
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_SET_ERROR_NOTIFIER (0xa06f0108) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_GPFIFO_INTERFACE_ID << 8) | NVA06F_CTRL_SET_ERROR_NOTIFIER_PARAMS_MESSAGE_ID" */
|
||||
|
||||
#define NVA06F_CTRL_SET_ERROR_NOTIFIER_PARAMS_MESSAGE_ID (0x8U)
|
||||
|
||||
typedef struct NVA06F_CTRL_SET_ERROR_NOTIFIER_PARAMS {
|
||||
NvBool bNotifyEachChannelInTSG;
|
||||
} NVA06F_CTRL_SET_ERROR_NOTIFIER_PARAMS;
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_SET_INTERLEAVE_LEVEL
|
||||
*
|
||||
* Symmetric to NVA06C_CTRL_CMD_SET_INTERLEAVE_LEVEL, applied to the individual
|
||||
* target channel.
|
||||
*
|
||||
* When belonging to a TSG, same interleave level will be set to every channel
|
||||
* in the TSG.
|
||||
*
|
||||
* channelInterleaveLevel
|
||||
* Input parameter. One of:
|
||||
* - NVA06C_CTRL_INTERLEAVE_LEVEL_LOW
|
||||
* - NVA06C_CTRL_INTERLEAVE_LEVEL_MEDIUM
|
||||
* - NVA06C_CTRL_INTERLEAVE_LEVEL_HIGH
|
||||
*
|
||||
* Possible status values returned are:
|
||||
* NV_OK
|
||||
* NV_ERR_INVALID_ARGUMENT
|
||||
* NV_ERR_INVALID_STATE
|
||||
* NV_ERR_INSUFFICIENT_PERMISSIONS
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_SET_INTERLEAVE_LEVEL (0xa06f0109) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_GPFIFO_INTERFACE_ID << 8) | 0x9" */
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_GET_INTERLEAVE_LEVEL
|
||||
*
|
||||
* Returns the target channel's interleave level.
|
||||
*
|
||||
* channelInterleaveLevel
|
||||
* Output parameter. One of:
|
||||
* - NVA06C_CTRL_INTERLEAVE_LEVEL_LOW
|
||||
* - NVA06C_CTRL_INTERLEAVE_LEVEL_MEDIUM
|
||||
* - NVA06C_CTRL_INTERLEAVE_LEVEL_HIGH
|
||||
*
|
||||
* Possible status values returned are:
|
||||
* NV_OK
|
||||
* NV_ERR_INVALID_ARGUMENT
|
||||
* NV_ERR_INVALID_STATE
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_GET_INTERLEAVE_LEVEL (0xa06f0110) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_GPFIFO_INTERFACE_ID << 8) | 0x10" */
|
||||
|
||||
typedef struct NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS {
|
||||
NvU32 channelInterleaveLevel;
|
||||
} NVA06F_CTRL_INTERLEAVE_LEVEL_PARAMS;
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_RESTART_RUNLIST
|
||||
*
|
||||
* This command expires the current timeslice and restarts the runlist the given
|
||||
* channel belongs to. This effectively preempts the current channel on the
|
||||
* corresponding engine.
|
||||
*
|
||||
* This is useful for clients to trigger preemption manually and reduce start
|
||||
* latency for higher priority channels as they are added first to the runlist
|
||||
* if NV0080_CTRL_FIFO_RUNLIST_SCHED_POLICY_CHANNEL_INTERLEAVED policy is
|
||||
* configured.
|
||||
*
|
||||
* This command interacts with the scheduler and may cause certain low priority
|
||||
* channels to starve under certain circumstances. Therefore, it is only
|
||||
* available to privileged clients.
|
||||
*
|
||||
* bForceRestart
|
||||
* Input parameter. If NV_FALSE, the runlist restart will be skipped
|
||||
* whenever the given channel (or its group) is already running on the
|
||||
* corresponding engine.
|
||||
*
|
||||
* bBypassWait
|
||||
* Input parameter. If NV_TRUE, the command will return immediately after
|
||||
* issuing the hardware preemption request, without actually waiting for the
|
||||
* context switch to complete.
|
||||
*
|
||||
* Possible status values returned are:
|
||||
* NV_OK
|
||||
* NV_ERR_INVALID_ARGUMENT
|
||||
* NV_ERR_INVALID_STATE
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_RESTART_RUNLIST (0xa06f0111) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_GPFIFO_INTERFACE_ID << 8) | NVA06F_CTRL_RESTART_RUNLIST_PARAMS_MESSAGE_ID" */
|
||||
|
||||
#define NVA06F_CTRL_RESTART_RUNLIST_PARAMS_MESSAGE_ID (0x11U)
|
||||
|
||||
typedef struct NVA06F_CTRL_RESTART_RUNLIST_PARAMS {
|
||||
NvBool bForceRestart;
|
||||
NvBool bBypassWait;
|
||||
} NVA06F_CTRL_RESTART_RUNLIST_PARAMS;
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_STOP_CHANNEL
|
||||
*
|
||||
* This command is used to stop the channel
|
||||
*
|
||||
* Stopping the channel here means disabling and unbinding the channel and removing it from runlist.
|
||||
* So, if the channel needs to run again, it has to be scheduled, bound and enabled again.
|
||||
* If we fail to preempt channel or remove it from runlist, then we RC the channel.
|
||||
* Also set an error notifier to notify user space that channel is stopped.
|
||||
*
|
||||
* bImmediate
|
||||
* Input parameter. If NV_FALSE, we will wait for default RM timeout
|
||||
* for channel to idle. If NV_TRUE, we don't wait for channel to idle.
|
||||
* If channel is not idle, we forcefully preempt it off the runlist.
|
||||
* If the preempt times out, we will RC the channel.
|
||||
*
|
||||
* Possible status values returned are:
|
||||
* NV_OK
|
||||
* NV_ERR_INVALID_ARGUMENT
|
||||
* NV_ERR_INVALID_STATE
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_STOP_CHANNEL (0xa06f0112) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_GPFIFO_INTERFACE_ID << 8) | NVA06F_CTRL_STOP_CHANNEL_PARAMS_MESSAGE_ID" */
|
||||
|
||||
#define NVA06F_CTRL_STOP_CHANNEL_PARAMS_MESSAGE_ID (0x12U)
|
||||
|
||||
typedef struct NVA06F_CTRL_STOP_CHANNEL_PARAMS {
|
||||
NvBool bImmediate;
|
||||
} NVA06F_CTRL_STOP_CHANNEL_PARAMS;
|
||||
|
||||
/* _ctrla06fgpfifo_h_ */
|
||||
69
src/common/sdk/nvidia/inc/ctrl/ctrla06f/ctrla06finternal.h
Normal file
69
src/common/sdk/nvidia/inc/ctrl/ctrla06f/ctrla06finternal.h
Normal file
@@ -0,0 +1,69 @@
|
||||
/*
|
||||
* SPDX-FileCopyrightText: Copyright (c) 2007-2022 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
||||
* SPDX-License-Identifier: MIT
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||||
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
||||
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
||||
* DEALINGS IN THE SOFTWARE.
|
||||
*/
|
||||
|
||||
#pragma once
|
||||
|
||||
//
|
||||
// This file was generated with FINN, an NVIDIA coding tool.
|
||||
// Source file: ctrl/ctrla06f/ctrla06finternal.finn
|
||||
//
|
||||
|
||||
|
||||
|
||||
#include "ctrl/ctrla06f/ctrla06fbase.h"
|
||||
#include "ctrl/ctrla06f/ctrla06fgpfifo.h"
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_INTERNAL_STOP_CHANNEL
|
||||
*
|
||||
* This command is an internal command sent from Kernel RM to Physical RM
|
||||
* to stop the channel in hardware
|
||||
*
|
||||
* Please see description of NVA06F_CTRL_CMD_STOP_CHANNEL for more information.
|
||||
*
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_INTERNAL_STOP_CHANNEL (0xa06f0301) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_INTERNAL_INTERFACE_ID << 8) | 0x1" */
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_INTERNAL_RESET_CHANNEL
|
||||
*
|
||||
* This command is an internal command sent from Kernel RM to Physical RM
|
||||
* to perform the channel reset operations in hardware
|
||||
*
|
||||
* Please see description of NV906F_CTRL_CMD_RESET_CHANNEL for more information.
|
||||
*
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_INTERNAL_RESET_CHANNEL (0xa06f0302) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_INTERNAL_INTERFACE_ID << 8) | 0x2" */
|
||||
|
||||
/*
|
||||
* NVA06F_CTRL_CMD_INTERNAL_GPFIFO_SCHEDULE
|
||||
*
|
||||
* This command is an internal command sent from Kernel RM to Physical RM
|
||||
* to schedule the channel in hardware
|
||||
*
|
||||
* Please see description of NVA06F_CTRL_CMD_GPFIFO_SCHEDULE for more information.
|
||||
*
|
||||
*/
|
||||
#define NVA06F_CTRL_CMD_INTERNAL_GPFIFO_SCHEDULE (0xa06f0303) /* finn: Evaluated from "(FINN_KEPLER_CHANNEL_GPFIFO_A_INTERNAL_INTERFACE_ID << 8) | 0x3" */
|
||||
|
||||
/* ctrla06finternal_h */
|
||||
Reference in New Issue
Block a user