NVIDIA/open-gpu-kernel-modules
1
0
Fork 0
mirror of https://github.com/NVIDIA/open-gpu-kernel-modules.git synced 2026-02-23 16:34:00 +00:00
Code Issues Packages Projects Releases Wiki Activity

570.86.15

Browse Source
This commit is contained in:
Bernhard Stoeckner
2025-01-27 19:36:56 +01:00
parent 9d0b0414a5
commit 54d69484da
1166 changed files with 318863 additions and 182687 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
src/common/nvswitch/kernel/ls10/ls10.c
View File

@@ -4625,11 +4625,11 @@ nvswitch_eng_wr_ls10
if (nvswitch_is_tnvl_mode_enabled(device))
{
nvswitch_tnvl_reg_wr_32_ls10(device, eng_id, eng_bcast, eng_instance, base_addr, offset, data);
nvswitch_tnvl_eng_wr_32_ls10(device, eng_id, eng_bcast, eng_instance, base_addr, offset, data);
}
else
{
nvswitch_reg_write_32(device, base_addr + offset, data);
nvswitch_reg_write_32(device, base_addr + offset, data);
}
#if defined(DEVELOP) || defined(DEBUG) || defined(NV_MODS)
@@ -4647,6 +4647,33 @@ nvswitch_eng_wr_ls10
#endif //defined(DEVELOP) || defined(DEBUG) || defined(NV_MODS)
}
void
nvswitch_reg_write_32_ls10
(
nvswitch_device *device,
NvU32 offset,
NvU32 data
)
{
if (device->nvlink_device->pciInfo.bars[0].pBar == NULL)
{
NVSWITCH_PRINT(device, ERROR,
"%s: register write failed at offset 0x%x\n",
__FUNCTION__, offset);
return;
}
if (nvswitch_is_tnvl_mode_enabled(device))
{
nvswitch_tnvl_reg_wr_32_ls10(device, offset, data);
}
else
{
// Write the register
nvswitch_os_mem_write32((NvU8 *)device->nvlink_device->pciInfo.bars[0].pBar + offset, data);
}
}
NvU32
nvswitch_get_link_eng_inst_ls10
(
@@ -5756,7 +5783,8 @@ nvswitch_send_inband_nack_ls10
msghdr->status = NV_ERR_FABRIC_MANAGER_NOT_PRESENT;
switch (msghdr->type)
{
case NVLINK_INBAND_MSG_TYPE_MC_TEAM_SETUP_REQ:
case NVLINK_INBAND_MSG_TYPE_MC_TEAM_SETUP_REQ_V2:
case NVLINK_INBAND_MSG_TYPE_MC_TEAM_SETUP_REQ:
msghdr->type = NVLINK_INBAND_MSG_TYPE_MC_TEAM_SETUP_RSP;
break;
default: