mirror of
https://github.com/NVIDIA/open-gpu-kernel-modules.git
synced 2026-03-03 04:09:50 +00:00
141 lines
2.9 KiB
C
141 lines
2.9 KiB
C
#define NVOC_CHIPS2HALSPEC_H_PRIVATE_ACCESS_ALLOWED
|
|
#include "nvoc/runtime.h"
|
|
#include "nvoc/rtti.h"
|
|
#include "nvtypes.h"
|
|
#include "nvport/nvport.h"
|
|
#include "nvport/inline/util_valist.h"
|
|
#include "utils/nvassert.h"
|
|
#include "g_chips2halspec_nvoc.h"
|
|
|
|
void __nvoc_init_halspec_ChipHal(ChipHal *pChipHal, NvU32 arch, NvU32 impl, NvU32 hidrev)
|
|
{
|
|
// TU102
|
|
if(arch == 0x16 && impl == 0x2)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 37;
|
|
}
|
|
// TU104
|
|
else if(arch == 0x16 && impl == 0x4)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 38;
|
|
}
|
|
// TU106
|
|
else if(arch == 0x16 && impl == 0x6)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 39;
|
|
}
|
|
// TU116
|
|
else if(arch == 0x16 && impl == 0x8)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 40;
|
|
}
|
|
// TU117
|
|
else if(arch == 0x16 && impl == 0x7)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 41;
|
|
}
|
|
// GA100
|
|
else if(arch == 0x17 && impl == 0x0)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 42;
|
|
}
|
|
// GA102
|
|
else if(arch == 0x17 && impl == 0x2)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 43;
|
|
}
|
|
// GA103
|
|
else if(arch == 0x17 && impl == 0x3)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 44;
|
|
}
|
|
// GA104
|
|
else if(arch == 0x17 && impl == 0x4)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 45;
|
|
}
|
|
// GA106
|
|
else if(arch == 0x17 && impl == 0x6)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 46;
|
|
}
|
|
// GA107
|
|
else if(arch == 0x17 && impl == 0x7)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 47;
|
|
}
|
|
// AD102
|
|
else if(arch == 0x19 && impl == 0x2)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 52;
|
|
}
|
|
// AD103
|
|
else if(arch == 0x19 && impl == 0x3)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 53;
|
|
}
|
|
// AD104
|
|
else if(arch == 0x19 && impl == 0x4)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 54;
|
|
}
|
|
// AD106
|
|
else if(arch == 0x19 && impl == 0x6)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 55;
|
|
}
|
|
// AD107
|
|
else if(arch == 0x19 && impl == 0x7)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 56;
|
|
}
|
|
// GH100
|
|
else if(arch == 0x18 && impl == 0x0)
|
|
{
|
|
pChipHal->__nvoc_HalVarIdx = 60;
|
|
}
|
|
}
|
|
|
|
void __nvoc_init_halspec_RmVariantHal(RmVariantHal *pRmVariantHal, RM_RUNTIME_VARIANT rmVariant)
|
|
{
|
|
// PF_KERNEL_ONLY
|
|
if(rmVariant == 0x2)
|
|
{
|
|
pRmVariantHal->__nvoc_HalVarIdx = 1;
|
|
}
|
|
}
|
|
|
|
void __nvoc_init_halspec_DispIpHal(DispIpHal *pDispIpHal, NvU32 ipver)
|
|
{
|
|
// DISPv0400
|
|
if(ipver == 0x4000000)
|
|
{
|
|
pDispIpHal->__nvoc_HalVarIdx = 10;
|
|
}
|
|
// DISPv0401
|
|
else if(ipver == 0x4010000)
|
|
{
|
|
pDispIpHal->__nvoc_HalVarIdx = 11;
|
|
}
|
|
// DISPv0404
|
|
else if(ipver == 0x4040000)
|
|
{
|
|
pDispIpHal->__nvoc_HalVarIdx = 14;
|
|
}
|
|
// DISPv0000
|
|
else if(ipver == 0x0)
|
|
{
|
|
pDispIpHal->__nvoc_HalVarIdx = 17;
|
|
}
|
|
}
|
|
|
|
void __nvoc_init_halspec_DpuIpHal(DpuIpHal *pDpuIpHal, NvU32 ipver)
|
|
{
|
|
// DPUv0000
|
|
if(ipver == 0x0)
|
|
{
|
|
pDpuIpHal->__nvoc_HalVarIdx = 5;
|
|
}
|
|
}
|
|
|