ROCm/composable_kernel
1
0
Fork 0
mirror of https://github.com/ROCm/composable_kernel.git synced 2026-05-12 17:26:00 +00:00
Code Issues Packages Projects Releases Wiki Activity
904 Commits 742 Branches 38 Tags
54b68eb343e9b29af024f4a5c4ac57e4e225c8fc
Commit Graph

70 Commits

Author SHA1 Message Date
Chao Liu
78b987fbd6 Use DynamicBuffer instead of raw pointer (#32) 
* Use DynamicBuffer to hold raw pointer (to global and LDS memory)

* add workaround for compiler issue (inefficient ISA) of ds_write for int8x4, int8x8, int8x16
 2021-05-12 13:10:42 -05:00
Chao Liu
01055d95d9 No raw index calculation (#31) 
* Replace most raw index calculation to coordinate transformation
* Overhaul blockwise and threadwise GEMM
* Overhaul driver for gridwies GEMM kernel

Co-authored-by: Jing Zhang <jizhan@amd.com>
 2021-05-11 00:09:25 -05:00
Chao Liu
fcbb978828 Dynamic tensor descriptor (#24) 
* support dynamic tensor descriptor

* use buffer load OOB feature for padding case

* add navi support

* add int8x4 inference kernel

Co-authored-by: Chao Liu <chao@ixt-rack-81.local.lan>
Co-authored-by: Jing Zhang <jizhan@amd.com>
 2021-03-25 13:51:11 -05:00
Chao Liu
5c7cec1115 Code clean up (#20) 
* tuning para,

* testing on v100

* add fp16

* remove deprecated tensor descriptor

* sync with miopen

* update build script

Co-authored-by: Jing Zhang <jizhan@amd.com>
 2020-06-23 20:31:27 -05:00
Chao Liu
c5da0377fb Added bwd data v3r1 v4r1, tweaking v1 (#10) 
* Added bwd data v3r1: breaking down compute into a series of load balanced GEMM, and launch in a single kernel
* Added bwd data v4r1: like v3r1, but launch GEMMs in multiple kernels
* Tweaked v1r1  and v1r2 (atomic) on AMD GPU
 2020-01-20 10:20:03 -06:00
Chao Liu
8f5f64960e backward data (#7) 
* enabled atomic add in tensor copy
* added gridwise GEMM
* added backward data conv using GEMM + atomic
* added backward data conv using GEMM, no atomic
 2019-12-03 01:16:12 -06:00
Chao Liu
52c3fe05be Refactor for MIOpen integration (#4) 
Refactor, so can bring multi-index transformation and padding support into MIOpen
 2019-10-11 11:37:31 -05:00
Chao Liu
f58bf38445 enable hip compiler flag: -amdgpu-enable-global-sgpr-addr 2019-09-17 17:34:39 -05:00
Chao Liu
0c83df668f add script for doing Jack's ISA injection hack 2019-08-21 14:29:13 -05:00
Chao Liu
284e7bb317 refactored implicit gemm v1r3 2019-07-29 15:25:38 -05:00
Chao Liu
efd419ecbe refactored implicit gemm v1r3 2019-07-29 15:01:01 -05:00
Chao Liu
c15ff3c825 update compile script 2019-07-03 16:03:12 -05:00
Chao Liu
dab2938937 tested on P100 2019-06-27 15:46:09 -05:00
Chao Liu
c82b833d8e change build 2019-06-12 10:47:25 -05:00
Jing Zhang
49d5af1002 ds_read_offset 2019-04-26 15:55:26 -05:00
Chao Liu
e624df922d enabled ds_read_b128 and ds_write_b128 on hip c++ 2019-04-09 19:05:44 -05:00
Chao Liu
605afd0fb6 Merge branch 'master' into inline_asm_v2 2019-04-04 18:40:23 -05:00
Chao Liu
6166233e05 add script to extrac asm on hip 2019-04-03 10:36:18 -05:00
Chao Liu
e6c86f81b5 add cuda extract_asm script 2019-04-02 20:26:58 -05:00
Chao Liu
bdbc0eaad1 cleaning up dead code 2019-04-02 17:58:44 -05:00