mirror of
https://github.com/ROCm/composable_kernel.git
synced 2026-05-11 08:50:17 +00:00
180f16f9ac
* add support for navi2x and navi3x models * fix syntax * use common macro for different mi300 architectures
262 lines
7.7 KiB
C++
262 lines
7.7 KiB
C++
// SPDX-License-Identifier: MIT
|
|
// Copyright (c) 2018-2023, Advanced Micro Devices, Inc. All rights reserved.
|
|
|
|
#ifndef CK_AMD_WMMA_HPP
|
|
#define CK_AMD_WMMA_HPP
|
|
|
|
#include "ck/utility/amd_inline_asm.hpp"
|
|
#include "data_type.hpp"
|
|
// TODO: Add arch limitation
|
|
namespace ck {
|
|
|
|
#if defined(__gfx1100__) || defined(__gfx1101__) || defined(__gfx1102__) || defined(__gfx1103__)
|
|
#define __gfx11__
|
|
#endif
|
|
/********************************WAVE32 MODE***********************************************/
|
|
|
|
// src: fp16, dst: fp32
|
|
template <index_t MPerWave, index_t NPerWave>
|
|
struct intrin_wmma_f32_16x16x16_f16_w32;
|
|
|
|
template <>
|
|
struct intrin_wmma_f32_16x16x16_f16_w32<16, 16>
|
|
{
|
|
template <class FloatC>
|
|
__device__ static void Run(const half16_t& reg_a, const half16_t& reg_b, FloatC& reg_c)
|
|
{
|
|
// * Inline assembly need to elimate the duplicated data load, compiler won't help you
|
|
// delete them.
|
|
// amd_assembly_wmma_f32_16x16x16_f16_w32(
|
|
// reg_a, reg_b, reg_c.template AsType<float8_t>()(Number<0>{}));
|
|
#if defined(__gfx11__)
|
|
reg_c.template AsType<float8_t>()(Number<0>{}) = __builtin_amdgcn_wmma_f32_16x16x16_f16_w32(
|
|
reg_a, reg_b, reg_c.template AsType<float8_t>()[Number<0>{}]);
|
|
#else
|
|
ignore = reg_a;
|
|
ignore = reg_b;
|
|
ignore = reg_c;
|
|
#endif
|
|
}
|
|
};
|
|
|
|
// src: bf16, dst: fp32
|
|
template <index_t MPerWave, index_t NPerWave>
|
|
struct intrin_wmma_f32_16x16x16_bf16_w32;
|
|
|
|
template <>
|
|
struct intrin_wmma_f32_16x16x16_bf16_w32<16, 16>
|
|
{
|
|
template <class FloatC>
|
|
__device__ static void Run(const bhalf16_t& reg_a, const bhalf16_t& reg_b, FloatC& reg_c)
|
|
{
|
|
#if defined(__gfx11__)
|
|
reg_c.template AsType<float8_t>()(Number<0>{}) =
|
|
__builtin_amdgcn_wmma_f32_16x16x16_bf16_w32(
|
|
reg_a, reg_b, reg_c.template AsType<float8_t>()[Number<0>{}]);
|
|
#else
|
|
ignore = reg_a;
|
|
ignore = reg_b;
|
|
ignore = reg_c;
|
|
#endif
|
|
}
|
|
};
|
|
|
|
// src: fp16, dst: fp16
|
|
template <index_t MPerWave, index_t NPerWave, index_t Opsel>
|
|
struct intrin_wmma_f16_16x16x16_f16_w32;
|
|
|
|
template <index_t Opsel>
|
|
struct intrin_wmma_f16_16x16x16_f16_w32<16, 16, Opsel>
|
|
{
|
|
template <class FloatC>
|
|
__device__ static void Run(const half16_t& reg_a, const half16_t& reg_b, FloatC& reg_c)
|
|
{
|
|
// opsel usage
|
|
// false: D0.[0:15] = result
|
|
// true : D0.[16:31]= result
|
|
#if defined(__gfx11__)
|
|
reg_c.template AsType<half16_t>()(Number<0>{}) = __builtin_amdgcn_wmma_f16_16x16x16_f16_w32(
|
|
reg_a, reg_b, reg_c.template AsType<half16_t>()[Number<0>{}], Opsel);
|
|
#else
|
|
ignore = reg_a;
|
|
ignore = reg_b;
|
|
ignore = reg_c;
|
|
#endif
|
|
}
|
|
};
|
|
|
|
// src: bf16, dst: bf16
|
|
template <index_t MPerWave, index_t NPerWave, index_t Opsel>
|
|
struct intrin_wmma_bf16_16x16x16_bf16_w32;
|
|
|
|
template <index_t Opsel>
|
|
struct intrin_wmma_bf16_16x16x16_bf16_w32<16, 16, Opsel>
|
|
{
|
|
template <class FloatC>
|
|
__device__ static void Run(const bhalf16_t& reg_a, const bhalf16_t& reg_b, FloatC& reg_c)
|
|
{
|
|
// opsel usage
|
|
// false: D0.[0:15] = result
|
|
// true : D0.[16:31]= result
|
|
#if defined(__gfx11__)
|
|
reg_c.template AsType<bhalf16_t>()(Number<0>{}) =
|
|
__builtin_amdgcn_wmma_bf16_16x16x16_bf16_w32(
|
|
reg_a, reg_b, reg_c.template AsType<bhalf16_t>()[Number<0>{}], Opsel);
|
|
#else
|
|
ignore = reg_a;
|
|
ignore = reg_b;
|
|
ignore = reg_c;
|
|
#endif
|
|
}
|
|
};
|
|
|
|
// src: iu8, dst: i32
|
|
template <index_t MPerWave, index_t NPerWave, bool neg_a, bool neg_b, bool clamp>
|
|
struct intrin_wmma_i32_16x16x16_iu8_w32;
|
|
|
|
template <bool neg_a, bool neg_b, bool clamp>
|
|
struct intrin_wmma_i32_16x16x16_iu8_w32<16, 16, neg_a, neg_b, clamp>
|
|
{
|
|
template <class FloatC>
|
|
__device__ static void Run(const int8x16_t& reg_a, const int8x16_t& reg_b, FloatC& reg_c)
|
|
{
|
|
#if defined(__gfx11__)
|
|
reg_c.template AsType<int32x8_t>()(Number<0>{}) =
|
|
__builtin_amdgcn_wmma_i32_16x16x16_iu8_w32(
|
|
neg_a,
|
|
bit_cast<int32x4_t>(reg_a),
|
|
neg_b,
|
|
bit_cast<int32x4_t>(reg_b),
|
|
reg_c.template AsType<int32x8_t>()[Number<0>{}],
|
|
clamp);
|
|
#else
|
|
ignore = reg_a;
|
|
ignore = reg_b;
|
|
ignore = reg_c;
|
|
#endif
|
|
}
|
|
};
|
|
|
|
/********************************WAVE64 MODE***********************************************/
|
|
|
|
template <index_t MPerWave, index_t NPerWave>
|
|
struct intrin_wmma_f32_16x16x16_f16_w64;
|
|
|
|
template <>
|
|
struct intrin_wmma_f32_16x16x16_f16_w64<16, 16>
|
|
{
|
|
template <class FloatC>
|
|
__device__ static void Run(const half16_t& reg_a, const half16_t& reg_b, FloatC& reg_c)
|
|
{
|
|
#if defined(__gfx11__)
|
|
reg_c.template AsType<float4_t>()(Number<0>{}) = __builtin_amdgcn_wmma_f32_16x16x16_f16_w64(
|
|
reg_a, reg_b, reg_c.template AsType<float4_t>()[Number<0>{}]);
|
|
#else
|
|
ignore = reg_a;
|
|
ignore = reg_b;
|
|
ignore = reg_c;
|
|
#endif
|
|
}
|
|
};
|
|
|
|
// src: bf16, dst: fp32
|
|
template <index_t MPerWave, index_t NPerWave>
|
|
struct intrin_wmma_f32_16x16x16_bf16_w64;
|
|
|
|
template <>
|
|
struct intrin_wmma_f32_16x16x16_bf16_w64<16, 16>
|
|
{
|
|
template <class FloatC>
|
|
__device__ static void Run(const bhalf16_t& reg_a, const bhalf16_t& reg_b, FloatC& reg_c)
|
|
{
|
|
#if defined(__gfx11__)
|
|
reg_c.template AsType<float4_t>()(Number<0>{}) =
|
|
__builtin_amdgcn_wmma_f32_16x16x16_bf16_w64(
|
|
reg_a, reg_b, reg_c.template AsType<float4_t>()[Number<0>{}]);
|
|
#else
|
|
ignore = reg_a;
|
|
ignore = reg_b;
|
|
ignore = reg_c;
|
|
#endif
|
|
}
|
|
};
|
|
|
|
// src: fp16, dst: fp16
|
|
template <index_t MPerWave, index_t NPerWave, index_t Opsel>
|
|
struct intrin_wmma_f16_16x16x16_f16_w64;
|
|
|
|
template <index_t Opsel>
|
|
struct intrin_wmma_f16_16x16x16_f16_w64<16, 16, Opsel>
|
|
{
|
|
template <class FloatC>
|
|
__device__ static void Run(const half16_t& reg_a, const half16_t& reg_b, FloatC& reg_c)
|
|
{
|
|
// opsel usage
|
|
// false: D0.[0:15] = result
|
|
// true : D0.[16:31]= result
|
|
#if defined(__gfx11__)
|
|
reg_c.template AsType<half8_t>()(Number<0>{}) = __builtin_amdgcn_wmma_f16_16x16x16_f16_w64(
|
|
reg_a, reg_b, reg_c.template AsType<half8_t>()[Number<0>{}], Opsel);
|
|
#else
|
|
ignore = reg_a;
|
|
ignore = reg_b;
|
|
ignore = reg_c;
|
|
#endif
|
|
}
|
|
};
|
|
|
|
// src: bf16, dst: bf16
|
|
template <index_t MPerWave, index_t NPerWave, index_t Opsel>
|
|
struct intrin_wmma_bf16_16x16x16_bf16_w64;
|
|
|
|
template <index_t Opsel>
|
|
struct intrin_wmma_bf16_16x16x16_bf16_w64<16, 16, Opsel>
|
|
{
|
|
template <class FloatC>
|
|
__device__ static void Run(const bhalf16_t& reg_a, const bhalf16_t& reg_b, FloatC& reg_c)
|
|
{
|
|
// opsel usage
|
|
// false: D0.[0:15] = result
|
|
// true : D0.[16:31]= result
|
|
#if defined(__gfx11__)
|
|
reg_c.template AsType<bhalf8_t>()(Number<0>{}) =
|
|
__builtin_amdgcn_wmma_bf16_16x16x16_bf16_w64(
|
|
reg_a, reg_b, reg_c.template AsType<bhalf8_t>()[Number<0>{}], Opsel);
|
|
#else
|
|
ignore = reg_a;
|
|
ignore = reg_b;
|
|
ignore = reg_c;
|
|
#endif
|
|
}
|
|
};
|
|
|
|
// src: iu8, dst: i32
|
|
template <index_t MPerWave, index_t NPerWave, bool neg_a, bool neg_b, bool clamp>
|
|
struct intrin_wmma_i32_16x16x16_iu8_w64;
|
|
|
|
template <bool neg_a, bool neg_b, bool clamp>
|
|
struct intrin_wmma_i32_16x16x16_iu8_w64<16, 16, neg_a, neg_b, clamp>
|
|
{
|
|
template <class FloatC>
|
|
__device__ static void Run(const int8x16_t& reg_a, const int8x16_t& reg_b, FloatC& reg_c)
|
|
{
|
|
#if defined(__gfx11__)
|
|
reg_c.template AsType<int32x4_t>()(Number<0>{}) =
|
|
__builtin_amdgcn_wmma_i32_16x16x16_iu8_w64(
|
|
neg_a,
|
|
bit_cast<int32x4_t>(reg_a),
|
|
neg_b,
|
|
bit_cast<int32x4_t>(reg_b),
|
|
reg_c.template AsType<int32x4_t>()[Number<0>{}],
|
|
clamp);
|
|
#else
|
|
ignore = reg_a;
|
|
ignore = reg_b;
|
|
ignore = reg_c;
|
|
#endif
|
|
}
|
|
};
|
|
|
|
} // namespace ck
|
|
#endif
|