damien-lejeune
91e32f305f
[CK Tile] multi reduce improvements (#3607)
* WIP: refactoring
* Swap operation/data nested loops order
* Improve memory coalescing
* Add comments
* Enforce same identity element for the reduce operations
* Re-add compile time constant
* Comment + re-add __builtin_amdgcn_readfirstlane(0) to the loop init
---------
Co-authored-by: Damien Lejeune <damien.lejeune@amd.com>
2026-01-27 12:56:09 -08:00
..
2025-11-26 11:00:05 -07:00
2025-12-02 13:30:27 +01:00
2025-11-26 11:00:05 -07:00
2025-12-14 14:49:49 -07:00
2026-01-13 09:21:29 -08:00
2026-01-13 10:26:45 +08:00
2026-01-26 10:29:28 -08:00
2026-01-23 09:03:22 -08:00
2026-01-13 09:21:29 -08:00
2026-01-23 16:14:22 -07:00
2026-01-26 11:27:42 -08:00
2026-01-19 22:29:01 -07:00
2025-11-26 11:00:05 -07:00
2025-11-26 11:00:05 -07:00
2025-11-26 11:00:05 -07:00
2025-11-26 11:00:05 -07:00
2026-01-13 09:21:29 -08:00
2026-01-27 12:56:09 -08:00
2025-11-26 11:00:05 -07:00
2025-11-26 11:00:05 -07:00
2026-01-26 10:29:28 -08:00
2025-11-26 11:00:05 -07:00
2026-01-13 09:21:29 -08:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2025-12-18 10:02:02 +01:00
2025-12-10 22:50:43 -08:00
2026-01-05 18:41:47 +08:00
2025-12-10 22:50:43 -08:00
2026-01-06 12:35:01 -08:00
2026-01-05 13:49:26 -08:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2025-11-26 11:00:05 -07:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2026-01-09 11:16:37 +01:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00
2025-12-10 22:50:43 -08:00