amd/blis
1
0
Fork 0
mirror of https://github.com/amd/blis.git synced 2026-04-20 15:48:50 +00:00
Code Issues Packages Projects Releases Wiki Activity

Added AVX512 and AVX2 FP32 RD Kernels

Browse Source 
- Added FP32 RD (dot-product) kernels for both, AVX512 and AVX2 ISAs.
- The FP32 AVX512 primary RD kernel has blocking of dimensions 6x64
  (MRxNR) whereas it is 6x16 (MRxNR) for the AVX2 primary RD kernel.
- Updatd f32 framework to accomodate rd kernels in case of B trans
  with thresholds
- Updated data gen python script
TODO:
    - Post-Ops not yet supported.

Change-Id: Ibf282741f58a1446321273d5b8044db993f23714
This commit is contained in:
Arnav Sharma
2025-03-28 12:18:53 +05:30
committed by Nallani Bhaskar
parent e0b86c69af
commit c68c258fad
9 changed files with 9863 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
bench/bench_aocl_gemm/bench_data_gen_lpgemm.py
View File

@@ -56,5 +56,5 @@ for stor in ["r"]:
post_op += "=" + "na"
else:
post_op += "=" + output_type
ofile.write(chars + " " + dims + " " + op + ":" + post_op + "\n")
ofile.write(chars + " " + dims + " " + op + ":" + post_op + "\n")
ofile.close()