mirror of
https://github.com/amd/blis.git
synced 2026-04-24 17:48:50 +00:00
Add macros to allow specific code options to be enabled or disabled, controlled by options to configure and cmake. This expands on the existing GEMM and/or TRSM functionality to enable/disable SUP handling and replaces the hard coded #define in include files to enable small matrix paths. All options are enabled by default for all BLIS sub-configs but many of them are currently only implemented in AMD specific framework code variants. AMD-Internal: [CPUPL-6906] --------- Co-authored-by: Varaganti, Kiran <Kiran.Varaganti@amd.com>
58 lines
2.4 KiB
C
58 lines
2.4 KiB
C
/*
|
|
|
|
BLIS
|
|
An object-based framework for developing high-performance BLAS-like
|
|
libraries.
|
|
|
|
Copyright (C) 2021 - 2025, Advanced Micro Devices, Inc. All rights reserved.
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
modification, are permitted provided that the following conditions are
|
|
met:
|
|
- Redistributions of source code must retain the above copyright
|
|
notice, this list of conditions and the following disclaimer.
|
|
- Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in the
|
|
documentation and/or other materials provided with the distribution.
|
|
- Neither the name(s) of the copyright holder(s) nor the names of its
|
|
contributors may be used to endorse or promote products derived
|
|
from this software without specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
#ifndef BLIS_FAMILY_AMDZEN_H
|
|
#define BLIS_FAMILY_AMDZEN_H
|
|
|
|
#include "bli_config_zen.h"
|
|
#include "bli_config_zen4.h"
|
|
#include "bli_config_zen5.h"
|
|
|
|
// By default, it is effective to parallelize the outer loops.
|
|
// Setting these macros to 1 will force JR and IR inner loops
|
|
// to be not parallelized.
|
|
#define BLIS_THREAD_MAX_IR 1
|
|
#define BLIS_THREAD_MAX_JR 1
|
|
|
|
// This will select the threshold below which small matrix code will be called.
|
|
#define BLIS_SMALL_MATRIX_THRES 700
|
|
#define BLIS_SMALL_M_RECT_MATRIX_THRES 160
|
|
#define BLIS_SMALL_K_RECT_MATRIX_THRES 128
|
|
|
|
// When running HPL with pure MPI without DGEMM threading (Single-threaded
|
|
// BLIS), defining this macro as 1 yields better performance.
|
|
#define AOCL_BLIS_MULTIINSTANCE 0
|
|
|
|
#endif
|