mirror of
https://github.com/amd/blis.git
synced 2026-04-20 07:38:53 +00:00
509aa07785
Naming of Zen kernels and associated files was inconsistent with BLIS conventions for other sub-configurations and between different Zen generations. Other anomalies existed, e.g. dgemmsup 24x column preferred kernels names with _rv_ instead of _cv_. This patch renames kernels and file names to address these issues. AMD-Internal: [CPUPL-6579]
258 lines
9.7 KiB
C
258 lines
9.7 KiB
C
/*
|
|
|
|
BLIS
|
|
An object-based framework for developing high-performance BLAS-like
|
|
libraries.
|
|
|
|
Copyright (C) 2014, The University of Texas at Austin
|
|
Copyright (C) 2019 - 2025, Advanced Micro Devices, Inc. All rights reserved.
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
modification, are permitted provided that the following conditions are
|
|
met:
|
|
- Redistributions of source code must retain the above copyright
|
|
notice, this list of conditions and the following disclaimer.
|
|
- Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in the
|
|
documentation and/or other materials provided with the distribution.
|
|
- Neither the name(s) of the copyright holder(s) nor the names of its
|
|
contributors may be used to endorse or promote products derived
|
|
from this software without specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
#include "blis.h"
|
|
|
|
//GEMMSUP_KER_PROT( double, d, gemmsup_r_haswell_ref )
|
|
|
|
void bli_cntx_init_haswell( cntx_t* cntx )
|
|
{
|
|
blksz_t blkszs[ BLIS_NUM_BLKSZS ];
|
|
blksz_t thresh[ BLIS_NUM_THRESH ];
|
|
|
|
// Set default kernel blocksizes and functions.
|
|
bli_cntx_init_haswell_ref( cntx );
|
|
|
|
// -------------------------------------------------------------------------
|
|
|
|
// Update the context with optimized native gemm micro-kernels and
|
|
// their storage preferences.
|
|
bli_cntx_set_l3_nat_ukrs
|
|
(
|
|
8,
|
|
// gemm
|
|
#if 1
|
|
BLIS_GEMM_UKR, BLIS_FLOAT, bli_sgemm_haswell_asm_6x16, TRUE,
|
|
BLIS_GEMM_UKR, BLIS_DOUBLE, bli_dgemm_haswell_asm_6x8, TRUE,
|
|
BLIS_GEMM_UKR, BLIS_SCOMPLEX, bli_cgemm_haswell_asm_3x8, TRUE,
|
|
BLIS_GEMM_UKR, BLIS_DCOMPLEX, bli_zgemm_haswell_asm_3x4, TRUE,
|
|
#else
|
|
BLIS_GEMM_UKR, BLIS_FLOAT, bli_sgemm_haswell_asm_16x6, FALSE,
|
|
BLIS_GEMM_UKR, BLIS_DOUBLE, bli_dgemm_haswell_asm_8x6, FALSE,
|
|
BLIS_GEMM_UKR, BLIS_SCOMPLEX, bli_cgemm_haswell_asm_8x3, FALSE,
|
|
BLIS_GEMM_UKR, BLIS_DCOMPLEX, bli_zgemm_haswell_asm_4x3, FALSE,
|
|
#endif
|
|
// gemmtrsm_l
|
|
BLIS_GEMMTRSM_L_UKR, BLIS_FLOAT, bli_sgemmtrsm_l_haswell_asm_6x16, TRUE,
|
|
BLIS_GEMMTRSM_L_UKR, BLIS_DOUBLE, bli_dgemmtrsm_l_haswell_asm_6x8, TRUE,
|
|
|
|
// gemmtrsm_u
|
|
BLIS_GEMMTRSM_U_UKR, BLIS_FLOAT, bli_sgemmtrsm_u_haswell_asm_6x16, TRUE,
|
|
BLIS_GEMMTRSM_U_UKR, BLIS_DOUBLE, bli_dgemmtrsm_u_haswell_asm_6x8, TRUE,
|
|
cntx
|
|
);
|
|
|
|
#if 1
|
|
// Update the context with optimized packm kernels.
|
|
bli_cntx_set_packm_kers
|
|
(
|
|
8,
|
|
BLIS_PACKM_6XK_KER, BLIS_FLOAT, bli_spackm_haswell_asm_6xk,
|
|
BLIS_PACKM_16XK_KER, BLIS_FLOAT, bli_spackm_haswell_asm_16xk,
|
|
BLIS_PACKM_6XK_KER, BLIS_DOUBLE, bli_dpackm_haswell_asm_6xk,
|
|
BLIS_PACKM_8XK_KER, BLIS_DOUBLE, bli_dpackm_haswell_asm_8xk,
|
|
BLIS_PACKM_3XK_KER, BLIS_SCOMPLEX, bli_cpackm_haswell_asm_3xk,
|
|
BLIS_PACKM_8XK_KER, BLIS_SCOMPLEX, bli_cpackm_haswell_asm_8xk,
|
|
BLIS_PACKM_3XK_KER, BLIS_DCOMPLEX, bli_zpackm_haswell_asm_3xk,
|
|
BLIS_PACKM_4XK_KER, BLIS_DCOMPLEX, bli_zpackm_haswell_asm_4xk,
|
|
cntx
|
|
);
|
|
#endif
|
|
|
|
// Update the context with optimized level-1f kernels.
|
|
bli_cntx_set_l1f_kers
|
|
(
|
|
4,
|
|
// axpyf
|
|
BLIS_AXPYF_KER, BLIS_FLOAT, bli_saxpyf_zen_int_8,
|
|
BLIS_AXPYF_KER, BLIS_DOUBLE, bli_daxpyf_zen_int_8,
|
|
// dotxf
|
|
BLIS_DOTXF_KER, BLIS_FLOAT, bli_sdotxf_zen_int_8,
|
|
BLIS_DOTXF_KER, BLIS_DOUBLE, bli_ddotxf_zen_int_8,
|
|
cntx
|
|
);
|
|
|
|
// Update the context with optimized level-1v kernels.
|
|
bli_cntx_set_l1v_kers
|
|
(
|
|
10,
|
|
|
|
// amaxv
|
|
BLIS_AMAXV_KER, BLIS_FLOAT, bli_samaxv_zen_int,
|
|
BLIS_AMAXV_KER, BLIS_DOUBLE, bli_damaxv_zen_int,
|
|
|
|
// axpyv
|
|
#if 0
|
|
BLIS_AXPYV_KER, BLIS_FLOAT, bli_saxpyv_zen_int,
|
|
BLIS_AXPYV_KER, BLIS_DOUBLE, bli_daxpyv_zen_int,
|
|
#else
|
|
BLIS_AXPYV_KER, BLIS_FLOAT, bli_saxpyv_zen_int_10,
|
|
BLIS_AXPYV_KER, BLIS_DOUBLE, bli_daxpyv_zen_int_10,
|
|
#endif
|
|
// dotv
|
|
BLIS_DOTV_KER, BLIS_FLOAT, bli_sdotv_zen_int,
|
|
BLIS_DOTV_KER, BLIS_DOUBLE, bli_ddotv_zen_int,
|
|
|
|
// dotxv
|
|
BLIS_DOTXV_KER, BLIS_FLOAT, bli_sdotxv_zen_int,
|
|
BLIS_DOTXV_KER, BLIS_DOUBLE, bli_ddotxv_zen_int,
|
|
|
|
// scalv
|
|
#if 0
|
|
BLIS_SCALV_KER, BLIS_FLOAT, bli_sscalv_zen_int,
|
|
BLIS_SCALV_KER, BLIS_DOUBLE, bli_dscalv_zen_int,
|
|
#else
|
|
BLIS_SCALV_KER, BLIS_FLOAT, bli_sscalv_zen_int_10,
|
|
BLIS_SCALV_KER, BLIS_DOUBLE, bli_dscalv_zen_int_10,
|
|
#endif
|
|
cntx
|
|
);
|
|
|
|
// Initialize level-3 blocksize objects with architecture-specific values.
|
|
// s d c z
|
|
#if 1
|
|
bli_blksz_init_easy( &blkszs[ BLIS_MR ], 6, 6, 3, 3 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_NR ], 16, 8, 8, 4 );
|
|
//bli_blksz_init_easy( &blkszs[ BLIS_MC ], 1008, 1008, 1008, 1008 );
|
|
//bli_blksz_init_easy( &blkszs[ BLIS_MC ], 168, 72, 72, 36 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_MC ], 168, 72, 75, 192 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_KC ], 256, 256, 256, 256 );
|
|
#else
|
|
bli_blksz_init_easy( &blkszs[ BLIS_MR ], 16, 8, 8, 4 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_NR ], 6, 6, 3, 3 );
|
|
//bli_blksz_init_easy( &blkszs[ BLIS_MC ], 1024, 1024, 1024, 1024 );
|
|
//bli_blksz_init_easy( &blkszs[ BLIS_MC ], 112, 64, 56, 32 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_MC ], 112, 72, 56, 44 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_KC ], 256, 256, 256, 256 );
|
|
#endif
|
|
bli_blksz_init_easy( &blkszs[ BLIS_NC ], 4080, 4080, 4080, 4080 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_AF ], 8, 8, 8, 8 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_DF ], 8, 8, 8, 8 );
|
|
|
|
// Update the context with the current architecture's register and cache
|
|
// blocksizes (and multiples) for native execution.
|
|
bli_cntx_set_blkszs
|
|
(
|
|
BLIS_NAT, 7,
|
|
// level-3
|
|
BLIS_NC, &blkszs[ BLIS_NC ], BLIS_NR,
|
|
BLIS_KC, &blkszs[ BLIS_KC ], BLIS_KR,
|
|
BLIS_MC, &blkszs[ BLIS_MC ], BLIS_MR,
|
|
BLIS_NR, &blkszs[ BLIS_NR ], BLIS_NR,
|
|
BLIS_MR, &blkszs[ BLIS_MR ], BLIS_MR,
|
|
// level-1f
|
|
BLIS_AF, &blkszs[ BLIS_AF ], BLIS_AF,
|
|
BLIS_DF, &blkszs[ BLIS_DF ], BLIS_DF,
|
|
cntx
|
|
);
|
|
|
|
// -------------------------------------------------------------------------
|
|
|
|
// Initialize sup thresholds with architecture-appropriate values.
|
|
// s d c z
|
|
bli_blksz_init_easy( &thresh[ BLIS_MT ], 201, 201, -1, -1 );
|
|
bli_blksz_init_easy( &thresh[ BLIS_NT ], 201, 201, -1, -1 );
|
|
bli_blksz_init_easy( &thresh[ BLIS_KT ], 201, 201, -1, -1 );
|
|
|
|
// Initialize the context with the sup thresholds.
|
|
bli_cntx_set_l3_sup_thresh
|
|
(
|
|
3,
|
|
BLIS_MT, &thresh[ BLIS_MT ],
|
|
BLIS_NT, &thresh[ BLIS_NT ],
|
|
BLIS_KT, &thresh[ BLIS_KT ],
|
|
cntx
|
|
);
|
|
|
|
#if 0
|
|
// Initialize the context with the sup handlers.
|
|
bli_cntx_set_l3_sup_handlers
|
|
(
|
|
1,
|
|
BLIS_GEMM, bli_gemmsup_ref,
|
|
cntx
|
|
);
|
|
#endif
|
|
|
|
// Update the context with optimized small/unpacked gemm kernels.
|
|
bli_cntx_set_l3_sup_kers
|
|
(
|
|
16,
|
|
//BLIS_RCR, BLIS_DOUBLE, bli_dgemmsup_r_haswell_ref,
|
|
BLIS_RRR, BLIS_DOUBLE, bli_dgemmsup_rv_haswell_asm_6x8m, TRUE,
|
|
BLIS_RRC, BLIS_DOUBLE, bli_dgemmsup_rd_haswell_asm_6x8m, TRUE,
|
|
BLIS_RCR, BLIS_DOUBLE, bli_dgemmsup_rv_haswell_asm_6x8m, TRUE,
|
|
BLIS_RCC, BLIS_DOUBLE, bli_dgemmsup_rv_haswell_asm_6x8n, TRUE,
|
|
BLIS_CRR, BLIS_DOUBLE, bli_dgemmsup_rv_haswell_asm_6x8m, TRUE,
|
|
BLIS_CRC, BLIS_DOUBLE, bli_dgemmsup_rd_haswell_asm_6x8n, TRUE,
|
|
BLIS_CCR, BLIS_DOUBLE, bli_dgemmsup_rv_haswell_asm_6x8n, TRUE,
|
|
BLIS_CCC, BLIS_DOUBLE, bli_dgemmsup_rv_haswell_asm_6x8n, TRUE,
|
|
|
|
BLIS_RRR, BLIS_FLOAT, bli_sgemmsup_rv_haswell_asm_6x16m, TRUE,
|
|
BLIS_RRC, BLIS_FLOAT, bli_sgemmsup_rd_haswell_asm_6x16m, TRUE,
|
|
BLIS_RCR, BLIS_FLOAT, bli_sgemmsup_rv_haswell_asm_6x16m, TRUE,
|
|
BLIS_RCC, BLIS_FLOAT, bli_sgemmsup_rv_haswell_asm_6x16n, TRUE,
|
|
BLIS_CRR, BLIS_FLOAT, bli_sgemmsup_rv_haswell_asm_6x16m, TRUE,
|
|
BLIS_CRC, BLIS_FLOAT, bli_sgemmsup_rd_haswell_asm_6x16n, TRUE,
|
|
BLIS_CCR, BLIS_FLOAT, bli_sgemmsup_rv_haswell_asm_6x16n, TRUE,
|
|
BLIS_CCC, BLIS_FLOAT, bli_sgemmsup_rv_haswell_asm_6x16n, TRUE,
|
|
cntx
|
|
);
|
|
|
|
// Initialize level-3 sup blocksize objects with architecture-specific
|
|
// values.
|
|
// s d c z
|
|
bli_blksz_init ( &blkszs[ BLIS_MR ], 6, 6, -1, -1,
|
|
9, 9, -1, -1 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_NR ], 16, 8, -1, -1 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_MC ], 168, 72, -1, -1 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_KC ], 256, 256, -1, -1 );
|
|
bli_blksz_init_easy( &blkszs[ BLIS_NC ], 4080, 4080, -1, -1 );
|
|
|
|
// Update the context with the current architecture's register and cache
|
|
// blocksizes for small/unpacked level-3 problems.
|
|
bli_cntx_set_l3_sup_blkszs
|
|
(
|
|
5,
|
|
BLIS_NC, &blkszs[ BLIS_NC ],
|
|
BLIS_KC, &blkszs[ BLIS_KC ],
|
|
BLIS_MC, &blkszs[ BLIS_MC ],
|
|
BLIS_NR, &blkszs[ BLIS_NR ],
|
|
BLIS_MR, &blkszs[ BLIS_MR ],
|
|
cntx
|
|
);
|
|
}
|
|
|