Files
Mithun Mohan 880a971dc5 Adding support for AOCL_ENABLE_INSTRUCTIONS for f32 LPGEMM API.
-Currently lpgemm sets the context (block sizes and micro-kernels) based
on the ISA of the machine it is being executed on. However this approach
does not give the flexibility to select a different context at runtime.
In order to enable runtime selection of context, the context
initialization is modified to read the AOCL_ENABLE_INSTRUCTIONS env
variable and set the context based on the same. As part of this commit,
only f32 context selection is enabled.
-Bug fixes in scale ops in f32 micro-kernels and GEMV path selection.
-Added vectorized f32 packing kernels for NR=16(AVX2) and NR=64(AVX512).
This is only for B matrix and helps remove dependency of f32 lpgemm api
on the BLIS packing framework.

AMD Internal: [CPUPL-5959]

Change-Id: I4b459aaf33c54423952f89905ba43cf119ce20f6
2024-11-14 14:57:44 +00:00
..
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2024-08-05 15:35:08 -04:00
2021-06-04 17:45:04 +05:30
2021-05-19 14:05:01 +05:30
2021-06-08 11:54:55 +05:30
2024-08-05 15:35:08 -04:00