amd/blis
1
0
Fork 0
mirror of https://github.com/amd/blis.git synced 2026-05-24 10:24:34 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
1ff49812031db42c9c219c0800dbe87679807af8
blis/kernels
History
managalv 1ff4981203 Modified blas interface of TRSM to call TRSV whenever m=1 or n=1. 
Case1: Call TRSV when matrix C & B are vector & A is matrix,
         When n = 1 for left side and when m = 1 for right side
  Case2: Divide B/A when matrix C & B are vector & A is scalar(Diagonal element),
         When m = 1 for left side and when n = 1 for right side
  For right side, Transpose complete operation, Change upper to lower and
                  vice versa when A is being transposed

Change-Id: Ie87e4a263c287ba554832ccc56b629f982e3ac4c
2021-02-08 19:02:25 +05:30
..
armsve
New kernel set for Arm SVE using assembly (#396)
2020-05-21 11:56:45 +05:30
armv7a
Remove UT-Austin from copyright headers' clause 3.
2018-12-04 14:31:06 -06:00
armv8a
avoid loading twice in armv8a gemm kernel (#403)
2020-05-21 12:37:53 +05:30
bgq
Replaced use of bool_t type with C99 bool.
2020-08-03 11:27:13 +05:30
bulldozer
Remove UT-Austin from copyright headers' clause 3.
2018-12-04 14:31:06 -06:00
generic
Added a dummy file to kernels/generic.
2017-11-21 12:34:20 -06:00
haswell
Fix for segmentation crash in dgemmsup kernels
2020-11-24 10:15:57 -05:00
knc
Remove UT-Austin from copyright headers' clause 3.
2018-12-04 14:31:06 -06:00
knl
Added missing schema arg to knl packm kernels.
2019-09-17 18:00:29 -05:00
old
Remove UT-Austin from copyright headers' clause 3.
2018-12-04 14:31:06 -06:00
penryn
Replaced use of bool_t type with C99 bool.
2020-08-03 11:27:13 +05:30
piledriver
BLIS library porting on to Windows:
2020-06-16 18:29:00 +05:30
power7
Remove UT-Austin from copyright headers' clause 3.
2018-12-04 14:31:06 -06:00
power9
Reverted minor temp/wspace changes from b426f9e.
2019-11-04 13:57:12 -06:00
sandybridge
Remove UT-Austin from copyright headers' clause 3.
2018-12-04 14:31:06 -06:00
skx
Remove UT-Austin from copyright headers' clause 3.
2018-12-04 14:31:06 -06:00
zen
Modified blas interface of TRSM to call TRSV whenever m=1 or n=1.
2021-02-08 19:02:25 +05:30
zen2
Optimised dotv kernel by SIMD approach and by removing framework overhead
2020-10-13 18:59:31 +05:30
zen3
Added support for zen3 configuration
2020-07-22 18:24:26 +05:30
CMakeLists.txt
Cmake script changes and blis.h changes for amd-staging-milan-3.0
2020-11-24 06:12:25 -05:00