mirror of
https://github.com/amd/blis.git
synced 2026-05-13 10:35:38 +00:00
15bd0f9646
- Added AVX512 based double and float AXPYV which will be used in Zen4 context. - Added n <= 0 check and alpha == 0 check to the BLAS layer of SAXPY. - Modified BLAS framework of float AXPYV to remove flag check and pick kernels based on architecture ID. - AVX512 kernel is disabled for other Zen configurations using BLIS_KERNELS_ZEN4 macro. AMD-Internal: [CPUPL-2793] Change-Id: Ie6a0976c2cfcf81ae5125f5f9aad14477d4ebbd1
For more information on sub-configurations and configuration families in BLIS, please read the Configuration Guide, which can be viewed in markdown-rendered form from the BLIS wiki page.
If you don't have time, or are impatient, take a look at the config_registry
file in the top-level directory of the BLIS distribution. It contains a
grammar-like mapping of configuration names, or families, to sub-configurations,
which may be other families. Keep in mind that the / notation:
<config>: <config>/<name>
means that the kernel set associated with <name> should be made available to
the configuration <config> if <config> is targeted at configure-time.
(Some configurations borrow kernels from other configurations, and this is how
we specify that requirement.)