mirror of
https://github.com/amd/blis.git
synced 2026-05-11 09:39:59 +00:00
46965dfc57
- Added kernels for all rv and rd variants. - Main kernel is of size 6x64, and the associated fringe kernels added are - 4x64, 2x64, 1x64 - 6x32, 4x32, 2x32, 1x32 - 6x16, 4x16, 2x16, 1x16 - Updated the zen4 config to enable these kernels in zen4 path. - Added C-prefetching to 6x? row-stored main kernels. - C-prefetching for column storage yet to be added. - K-loop unrolling for fringe kernels yet to be added. AMD-Internal: [CPUPL-3002] Change-Id: Ide18412cc6178b43a12a3bc7a608ce9d298fb2e4
For more information on sub-configurations and configuration families in BLIS, please read the Configuration Guide, which can be viewed in markdown-rendered form from the BLIS wiki page.
If you don't have time, or are impatient, take a look at the config_registry
file in the top-level directory of the BLIS distribution. It contains a
grammar-like mapping of configuration names, or families, to sub-configurations,
which may be other families. Keep in mind that the / notation:
<config>: <config>/<name>
means that the kernel set associated with <name> should be made available to
the configuration <config> if <config> is targeted at configure-time.
(Some configurations borrow kernels from other configurations, and this is how
we specify that requirement.)