Files
blis/kernels
Vignesh Balasubramanian 4ec2bad744 Updating reduction step of AVX512 DNRM2 API
- Updated the final reduction of partial sums to use scalar accumulation
  entirely, instead of using the _mm512_reduce_add_pd( ... ) intrinsic.
  This will in turn change the associativity and the rounding-off
  pattern in the reduction step.

- Defined a union data-type to do the same, by having a 512-bit
  register and a double-precision array as its members.

- Updated the declaration and usage of the register variable according
  to the union definition, for uniformity.

AMD-Internal: [CPUPL-5472]
Change-Id: I997464a6ec47e4054dca48a000fbd4ac0cfcc679
2024-08-01 17:09:17 +05:30
..
2021-10-08 02:35:58 +09:00
2023-11-22 17:51:46 -05:00
2023-11-23 08:54:31 -05:00
2023-11-23 08:54:31 -05:00
2020-07-22 18:24:26 +05:30
2024-07-31 12:23:34 -04:00