mirror of
https://github.com/amd/blis.git
synced 2026-05-04 06:21:12 +00:00
6dcf500703
This API supports applying element wise operations (eg: post-ops) on a float(f32) input matrix to get an output matrix of the same (float(f32)). Change-Id: I387a544f0d33d2231f5f6a92e212f17b1103dd24 AMD Internal: [SWLCSG-2947] Change-Id: I387a544f0d33d2231f5f6a92e212f17b1103dd24
64 lines
2.6 KiB
C
64 lines
2.6 KiB
C
/*
|
|
|
|
BLIS
|
|
An object-based framework for developing high-performance BLAS-like
|
|
libraries.
|
|
|
|
Copyright (C) 2024, Advanced Micro Devices, Inc. All rights reserved.
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
modification, are permitted provided that the following conditions are
|
|
met:
|
|
- Redistributions of source code must retain the above copyright
|
|
notice, this list of conditions and the following disclaimer.
|
|
- Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in the
|
|
documentation and/or other materials provided with the distribution.
|
|
- Neither the name(s) of the copyright holder(s) nor the names of its
|
|
contributors may be used to endorse or promote products derived
|
|
from this software without specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
#ifndef LPGEMM_POSTOP_INTF_H
|
|
#define LPGEMM_POSTOP_INTF_H
|
|
|
|
#include "lpgemm_types.h"
|
|
#include "lpgemm_post_ops.h"
|
|
#include "aocl_bf16_type.h"
|
|
|
|
#define LPGEMM_ELTWISE_OPS_IFACE(A_type,B_type,LP_SFX) \
|
|
void lpgemm_eltwise_ops_interface_ ## LP_SFX \
|
|
( \
|
|
const dim_t m, \
|
|
const dim_t n, \
|
|
const A_type* a, \
|
|
const dim_t rs_a, \
|
|
const dim_t cs_a, \
|
|
B_type* b, \
|
|
const dim_t rs_b, \
|
|
const dim_t cs_b, \
|
|
rntm_t* rntm, \
|
|
lpgemm_thrinfo_t* thread, \
|
|
lpgemm_eltwise_ops_cntx_t* lcntx, \
|
|
lpgemm_post_op* post_op_list, \
|
|
AOCL_STORAGE_TYPE c_downscale \
|
|
) \
|
|
|
|
LPGEMM_ELTWISE_OPS_IFACE(bfloat16,float,bf16of32);
|
|
LPGEMM_ELTWISE_OPS_IFACE(float,float,f32of32);
|
|
|
|
#endif //LPGEMM_POSTOP_INTF_H
|