Logo
Explore Help
Register Sign In
amd/blis
1
0
Fork 0
You've already forked blis
mirror of https://github.com/amd/blis.git synced 2026-05-11 09:39:59 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
b5291a445b1313e01f1e0e8102c5f3660ab07f69
blis/kernels
History
Kiran Varaganti b5291a445b Added optimization variant 4 for axpyv single precision - this performs 5 FMA per loop, keeping the IPC always full
Change-Id: Ie77ed22584271136a257e673bcd3b1ba71136bc9
2017-02-07 12:39:31 +05:30
..
arm/3
Implemented runtime contexts and reorganized code.
2016-04-11 17:21:28 -05:00
armv7a/3
Implemented runtime contexts and reorganized code.
2016-04-11 17:21:28 -05:00
armv8a/3
Fixed missing cntx argument in ARMv8 microkernels.
2016-11-27 14:40:47 +01:00
bgq
Added 'restrict' to l1v/l1f code in 'kernels' dir.
2016-04-27 14:57:40 -05:00
c99/3
Implemented runtime contexts and reorganized code.
2016-04-11 17:21:28 -05:00
loongson3a/3
Use 64-bit intermediate variable for k for architectures that do 64-bit loads in case dim_t is 32-bit.
2016-07-22 13:44:37 -05:00
mic/3
Use 64-bit intermediate variable for k for architectures that do 64-bit loads in case dim_t is 32-bit.
2016-07-22 13:44:37 -05:00
nacl/pnacl
Implemented runtime contexts and reorganized code.
2016-04-11 17:21:28 -05:00
old/x86
Implemented runtime contexts and reorganized code.
2016-04-11 17:21:28 -05:00
power7/3
Implemented runtime contexts and reorganized code.
2016-04-11 17:21:28 -05:00
x86_64
Added optimization variant 4 for axpyv single precision - this performs 5 FMA per loop, keeping the IPC always full
2017-02-07 12:39:31 +05:30
Powered by Gitea Version: 1.25.4 Page: 203ms Template: 10ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API