mirror of
https://github.com/amd/blis.git
synced 2026-05-24 18:34:40 +00:00
- Bias add, relu, parametric relu and gelu post-ops support added in all f32 gemm micro-kernels. These post-ops are implemented for both AVX512 and AVX2 ISA based on the micro-kernel flavor. The support is added for both row and column major cases. - Lpgemm bench updates to support f32 post-ops. AMD-Internal: [CPUPL-3032] Change-Id: Ie6840b9d4e52d2086c1b5ff2e1de80dc0cad5476