Logo
Explore Help
Register Sign In
amd/blis
1
0
Fork 0
You've already forked blis
mirror of https://github.com/amd/blis.git synced 2026-05-13 18:52:14 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
c19db2ff826e2ea6ac54569e8aa37e91bdf7cabe
blis/kernels/haswell/3/sup
History
Devin Matthews e3dc1954ff Fix problem where uninitialized registers are included in vhaddpd in the Mx1 gemmsup kernels for haswell.
The fix is to use the same (valid) source register twice in the horizontal addition.
2021-09-16 10:59:37 -05:00
..
d6x8
Fix problem where uninitialized registers are included in vhaddpd in the Mx1 gemmsup kernels for haswell.
2021-09-16 10:59:37 -05:00
old
Implemented gemm on skinny/unpacked matrices.
2019-04-27 18:44:50 -05:00
s6x16
Implemented sgemmsup assembly kernels.
2020-09-15 16:09:11 -05:00
bli_gemmsup_rd_haswell_asm_d6x8m.c
Bugfixes, cleanup of sup dgemm ukernels.
2020-06-04 17:21:08 -05:00
bli_gemmsup_rd_haswell_asm_d6x8n.c
Implemented sgemmsup assembly kernels.
2020-09-15 16:09:11 -05:00
bli_gemmsup_rd_haswell_asm_s6x16m.c
Implemented sgemmsup assembly kernels.
2020-09-15 16:09:11 -05:00
bli_gemmsup_rd_haswell_asm_s6x16n.c
Implemented sgemmsup assembly kernels.
2020-09-15 16:09:11 -05:00
bli_gemmsup_rv_haswell_asm_d6x8m.c
Bugfixes, cleanup of sup dgemm ukernels.
2020-06-04 17:21:08 -05:00
bli_gemmsup_rv_haswell_asm_d6x8n.c
Added missing rv_d?x6 edge cases to sup kernel.
2020-07-15 15:25:19 -05:00
bli_gemmsup_rv_haswell_asm_s6x16m.c
Implemented sgemmsup assembly kernels.
2020-09-15 16:09:11 -05:00
bli_gemmsup_rv_haswell_asm_s6x16n.c
Implemented sgemmsup assembly kernels.
2020-09-15 16:09:11 -05:00
Powered by Gitea Version: 1.25.4 Page: 125ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API