ROCm/composable_kernel
1
0
Fork 0
mirror of https://github.com/ROCm/composable_kernel.git synced 2026-05-16 10:59:55 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge commit 'b15df372553e0f80a660124f1b558d9cb276bd08' into develop

Browse Source
This commit is contained in:
assistant-librarian[bot]
2025-12-10 16:15:45 +00:00
parent 636a90b531
commit 9daab9664d
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
example/ck_tile/01_fmha/codegen/ops/fmha_fwd.py
View File

@@ -770,7 +770,7 @@ def create_kernel(
class CompatibilityRuleFactory:
@staticmethod
def get_rules() -> list[CompatibilityRule]:
def get_rules() -> List[CompatibilityRule]:
# in group mode, spad/skpad must be true, since we can't predict if seqlen of current batch need pad or not
def check_mode(problem_ctx: ProblemContext, kernel_ctx: KernelContext) -> bool:
if problem_ctx.mode == "group":
@@ -812,7 +812,7 @@ class CompatibilityRuleFactoryGfx9(CompatibilityRuleFactory):
_AVAILABLE_PIPELINES = frozenset({"qr", "qr_async", "qs"})
@classmethod
def get_rules(cls) -> list[CompatibilityRule]:
def get_rules(cls) -> List[CompatibilityRule]:
rules = CompatibilityRuleFactory.get_rules()
def check_hdim_tile(
@@ -846,7 +846,7 @@ class CompatibilityRuleFactoryGfx950(CompatibilityRuleFactoryGfx9):
)
@classmethod
def get_rules(cls) -> list[CompatibilityRule]:
def get_rules(cls) -> List[CompatibilityRule]:
rules = CompatibilityRuleFactoryGfx9.get_rules()
def check_tile_pipeline(