350 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
Chao Liu	b12bbceebc	clean up	2019-09-26 14:59:19 -05:00
Chao Liu	51a9fa1dbd	removing dependency on old tensor descriptor	2019-09-26 11:49:05 -05:00
Chao Liu	0f52c4c0e4	added type conversion in threadwise and blockwise copy	2019-09-26 00:00:25 -05:00
Chao Liu	b3d4595f5a	added type conversion in threadwise and blockwise copy	2019-09-25 23:38:26 -05:00
Chao Liu	3cb2a7d09f	removing old implementation of tensor descriptor	2019-09-25 22:43:34 -05:00
Chao Liu	39d92e7dfd	removing old implementation of tensor descriptor	2019-09-25 22:24:06 -05:00
Chao Liu	012b525377	clean up	2019-09-25 03:28:53 -05:00
Chao Liu	e1ae8f18f7	added GetLinearDimensionMask	2019-09-25 02:52:41 -05:00
Chao Liu	4f4aba4872	adding GetLinearDimensionMask()	2019-09-24 23:59:47 -05:00
Chao Liu	545d930568	refactor	2019-09-24 18:06:05 -05:00
Chao Liu	37f4e2b6d8	nvidia build	2019-09-22 03:23:19 -05:00
Chao Liu	6c2c50b020	done: explicitly separate offset component into compile-time, block-invariant and per-thread components. Experimenting	2019-09-22 03:17:41 -05:00
Chao Liu	51884fc214	WIP: explicitly separate offset component into compile-time, block-invariant and per-thread components	2019-09-21 22:53:03 -05:00
Chao Liu	740da00aa2	refactor	2019-09-20 21:45:20 -05:00
Chao Liu	184c6e7d37	nvidia build	2019-09-20 21:45:03 -05:00
Chao Liu	f00c138145	adding logic to judge linear dimension	2019-09-20 20:43:13 -05:00
Chao Liu	bf7e7d62a8	refactor	2019-09-19 23:44:23 -05:00
Chao Liu	b6e1c52a80	use buffer_load buffer_store intrinsic	2019-09-19 15:39:07 -05:00
Chao Liu	8afbb10d18	reduce some register usage in index	2019-09-18 16:42:45 -05:00
Chao Liu	94bb1b4835	refactor	2019-09-18 16:08:24 -05:00
Chao Liu	86cc678f18	add global_load and buffer_load inline asm	2019-09-18 15:41:55 -05:00
Chao Liu	5b7a18c506	experimenting global and buffer load/store	2019-09-18 02:05:42 -05:00
Chao Liu	c7a6545ec4	experimenting global and buffer load/store	2019-09-18 01:37:28 -05:00
Chao Liu	9f46cdf5fa	experimenting global and buffer load/store	2019-09-18 00:15:57 -05:00
Chao Liu	f58bf38445	enable hip compiler flag: -amdgpu-enable-global-sgpr-addr	2019-09-17 17:34:39 -05:00
Chao Liu	126cae0c9b	bug fix	2019-09-17 15:02:12 -05:00
Chao Liu	e1a67b693e	refactor	2019-09-17 11:19:15 -05:00
Chao Liu	f7be86b9e4	refactor	2019-09-16 22:47:55 -05:00
Chao Liu	d707993933	bug fix	2019-09-15 20:57:07 -05:00
Chao Liu	69fea593ec	amd build	2019-09-15 17:55:46 -05:00
Chao Liu	940949d9d5	add lds doble buffer to nchw padded v4r1 and v4r4	2019-09-15 16:59:54 -05:00
Chao Liu	bf97542846	add lds doble buffer to nchw padded v4r1 and v4r4	2019-09-15 16:58:16 -05:00
Chao Liu	2c93b3057d	initial implementation for nchw v4r4 padding	2019-09-15 16:31:54 -05:00
Chao Liu	53094f7fae	clean up	2019-09-15 12:13:58 -05:00
Chao Liu	d4878d99f9	initial padding support for nchw	2019-09-13 23:30:48 -05:00
Chao Liu	bd7a230006	clean up	2019-09-12 14:55:46 -05:00
Chao Liu	1f70524471	padding for chwn is functional	2019-09-12 01:12:08 -05:00
Chao Liu	724e984bff	enabling padding for chwn format	2019-09-11 01:13:13 -05:00
Chao Liu	ca42e9101d	adding merge transform	2019-09-10 01:53:49 -05:00
Chao Liu	7a7fe16086	more utility code	2019-09-09 00:29:33 -05:00
Chao Liu	625838def0	added tuple	2019-09-06 18:07:56 -05:00
Chao Liu	12da8154c8	adding dimension transformation	2019-09-05 00:20:05 -05:00
Chao Liu	0c05f4279f	adding dimension tranformation	2019-09-05 00:19:06 -05:00
Chao Liu	bd44e6390d	adding dimension transformation	2019-09-02 00:21:00 -05:00
Chao Liu	cb6475c77d	clean	2019-08-23 09:59:23 -05:00
Chao Liu	6ff3fe5d05	Merge remote-tracking branch 'origin/master' into add_tensor_view	2019-08-21 14:46:16 -05:00
Chao Liu	0c83df668f	add script for doing Jack's ISA injection hack	2019-08-21 14:29:13 -05:00
Chao Liu	238d58c2f5	adding tensor_view	2019-08-20 17:29:54 -05:00
Chao Liu	08bf57b01c	bug fix: BlockwiseGenericTensorSliceCopy_v2::MoveDstSlicingWindow	2019-08-15 15:12:13 -05:00
Chao Liu	86ceded98b	Merge remote-tracking branch 'origin/master' into add_padding	2019-08-15 13:48:45 -05:00