amd/blis
1
0
Fork 0
mirror of https://github.com/amd/blis.git synced 2026-05-11 01:30:00 +00:00
Code Issues Packages Projects Releases Wiki Activity

Added missing framework support for x86_64 family.

Browse Source 
Details:
- Added support for the x86_64 configuration family to bli_arch.c and
  bli_arch_config.h. Thanks to Johannes Dieterich for reporting this
  issue.
- Bumped the default value for BLIS_SIMD_NUM_REGISTERS from 16 to 32 and
  the default value for BLIS_SIMD_SIZE from 32 to 64. This will support
  configuration families that include Skylake and newer processors without
  any supported needed in the bli_family_*.h file. The semantics of these
  values have always been "maximum" and not exact values; comments in
  bli_kernel_macro_defs.h and the github wiki have been adjusted
  accordingly.
This commit is contained in:
Field G. Van Zee
2017-11-25 16:54:26 -06:00
parent 9f39806c4e
commit 1f30b1301b
3 changed files with 15 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
frame/include/bli_kernel_macro_defs.h
View File

@@ -106,14 +106,19 @@
#define BLIS_PAGE_SIZE 4096
#endif
// Number of named SIMD vector registers available for use.
// The maximum number of named SIMD vector registers available for use.
// When configuring with umbrella configuration families, this should be
// set to the maximum number of registers across all sub-configurations in
// the family.
#ifndef BLIS_SIMD_NUM_REGISTERS
#define BLIS_SIMD_NUM_REGISTERS 16
#define BLIS_SIMD_NUM_REGISTERS 32
#endif
// Size (in bytes) of each SIMD vector.
// The maximum size (in bytes) of each SIMD vector.
// When configuring with umbrella configuration families, this should be
// set to the maximum SIMD size across all sub-configurations in the family.
#ifndef BLIS_SIMD_SIZE
#define BLIS_SIMD_SIZE 32
#define BLIS_SIMD_SIZE 64
#endif
// Alignment size (in bytes) needed by the instruction set for aligned