amd/blis
1
0
Fork 0
mirror of https://github.com/amd/blis.git synced 2026-05-13 10:35:38 +00:00
Code Issues Packages Projects Releases Wiki Activity

DGEMM Improvements

Browse Source 
- Incase of DGEMM when m, n and leading dimensions are large 
  packing of A and B matrixes are required for optimal performance.

- Modified decision logic to choose between sup vs native, 
  now apart from matrix dimensions, we also incorporate matrix 
  leading dimensions into this decision.

AMD-Internal: [CPUPL-2366]
Change-Id: I255db5f7049d783e22d7c912edf8bbf023e32ed8
This commit is contained in:
Harsh Dave
2022-08-17 02:24:46 -05:00
parent 39196d163e
commit 46e7727ea8
1 changed files with 24 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
frame/base/bli_cntx.h
View File

@@ -621,6 +621,30 @@ BLIS_INLINE bool bli_cntx_l3_sup_thresh_is_met( obj_t* a, obj_t* b, obj_t* c, cn
}
if(dt == BLIS_DOUBLE)
{
/**
* In case of both matrices having large strides,
* are to be handled in native path, since native
* path does packing of both matrices by default.
* It helps avoiding huge memory jumps while accessing
* matrices during GEMM computation.
*/
dim_t k = bli_obj_width( a );
inc_t rs_a = bli_obj_row_stride( a );
inc_t cs_a = bli_obj_col_stride( a );
inc_t rs_b = bli_obj_row_stride( b );
inc_t cs_b = bli_obj_col_stride( b );
inc_t stride_a = rs_a > cs_a ? rs_a : cs_a;
inc_t stride_b = rs_b > cs_b ? rs_b : cs_b;
if( (m > 5000 && n > 700 && k > 120) && (stride_a > 5000 && stride_b > 5000) )
{
return FALSE;
}
}
if ( m < bli_cntx_get_l3_sup_thresh_dt( dt, BLIS_MT, cntx ) ) return TRUE;
if ( n < bli_cntx_get_l3_sup_thresh_dt( dt, BLIS_NT, cntx ) ) return TRUE;
if ( k < bli_cntx_get_l3_sup_thresh_dt( dt, BLIS_KT, cntx ) ) return TRUE;