amd/blis
1
0
Fork 0
mirror of https://github.com/amd/blis.git synced 2026-04-19 23:28:52 +00:00
Code Issues Packages Projects Releases Wiki Activity

README.md update to promote supmt dgemm.

Browse Source 
Details:
- Updated the sup entry in the "What's New" section of the README.md
  file to promote the multithreaded dgemm sup feature introduced in
  c0558fd.
This commit is contained in:
Field G. Van Zee
2020-04-07 14:55:15 -05:00
committed by Devrajegowda, Kiran
parent 4907b32c2c
commit 93023d0e02
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
README.md
View File

@@ -113,16 +113,16 @@ and high performance." Their statement continues, "The framework will continue
having an important influence on the design and the instantiation of dense linear
algebra libraries."
* **Small/skinny matrix support for dgemm now available!** Thanks to
* **Multithreaded small/skinny matrix support for dgemm now available!** Thanks to
contributions made possible by our partnership with AMD, we have dramatically
accelerated `gemm` for double-precision real matrix problems where one or two
dimensions is exceedingly small. A natural byproduct of this optimization is
that the traditional case of small _m = n = k_ (i.e. square matrices) is also
accelerated, even though it was not targeted specifically. And though only
`dgemm` was optimized for now, support for other datatypes, other operations,
and/or multithreading may be implemented in the future. We've also added a new
[PerformanceSmall](docs/PerformanceSmall.md) document to showcase the
improvement in performance when some matrix dimensions are small.
`dgemm` was optimized for now, support for other datatypes and/or other operations
may be implemented in the future. We've also added new graphs to the
[PerformanceSmall](docs/PerformanceSmall.md) document to showcase multithreaded
performance when one or more matrix dimensions are small.
* **Performance comparisons now available!** We recently measured the
performance of various level-3 operations on a variety of hardware architectures,