amd/blis
1
0
Fork 0
mirror of https://github.com/amd/blis.git synced 2026-04-19 23:28:52 +00:00
Code Issues Packages Projects Releases Wiki Activity

Updated Guards in s8s8s32of32_sym_quant Framework

Browse Source 
- Moved the `#ifdef BLIS_KERNELS_ZEN4` directive to encompass the relevant code block more effectively in `lpgemm_s8s8s32_sym_quant.c` and to remove unused variables warning.

AMD-Internal: [CPUPL-7320]
This commit is contained in:
Sharma, Arnav
2025-09-01 19:56:32 +05:30
committed by GitHub
parent c5bd1feabd
commit 98eeeb0ddb
1 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
addon/aocl_gemm/frame/s8s8s32/lpgemm_s8s8s32_sym_quant.c
View File

@@ -346,6 +346,7 @@ LPGEMV2(int8_t,int8_t,int32_t,s8s8s32o32_sym_quant)
// B should always be packed.
LPGEMM_5LOOP2(int8_t,int8_t,int32_t,s8s8s32o32_sym_quant)
{
#ifdef BLIS_KERNELS_ZEN4
dim_t NC = lcntx->blksz.NC;
dim_t KC = lcntx->blksz.KC;
dim_t MC = lcntx->blksz.MC;
@@ -367,7 +368,6 @@ LPGEMM_5LOOP2(int8_t,int8_t,int32_t,s8s8s32o32_sym_quant)
return;
}
#ifdef BLIS_KERNELS_ZEN4
// Invoke gemv kernels for m = 1 or n = 1.
if ( ( ( m == 1 ) || ( n == 1 ) ) && ( mtag_b == REORDERED) )
{
@@ -398,8 +398,6 @@ LPGEMM_5LOOP2(int8_t,int8_t,int32_t,s8s8s32o32_sym_quant)
return;
}
#endif
// Strides are updated based on matrix packing/reordering.
const int8_t* a_use = NULL;
dim_t rs_a_use = rs_a;
@@ -901,4 +899,5 @@ LPGEMM_5LOOP2(int8_t,int8_t,int32_t,s8s8s32o32_sym_quant)
bli_pba_release( rntm, &mem_scale_c );
}
}
#endif
}