amd/blis
1
0
Fork 0
mirror of https://github.com/amd/blis.git synced 2026-05-12 10:05:38 +00:00
Code Issues Packages Projects Releases Wiki Activity

Added back BLIS_ENABLE_ZEN_BLOCK_SIZES macro to zen configuration.

Browse Source 
This is same as release 1.3. This was added before to improve DGEMM Multithreaded scalability on Naples for when number of threads is greater than 16. By mistake this got deleted in many changes done for 2.0 release, now we are adding this change back., in bli_gemm_front.c - code clean

Change-Id: I6827b58d2dab1041fe182fef5a007b679ac4bb1f
This commit is contained in:
Kiran Varaganti
2019-05-31 15:14:22 +05:30
committed by dzambare
parent 8f2677ac14
commit d334452df4
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
config/zen/bli_cntx_init_zen.c
View File

@@ -131,6 +131,7 @@ void bli_cntx_init_zen( cntx_t* cntx )
mc = 510, kc = 1024 and nc = 4080
*/
// Zen optmized level 3 cache block sizes
#ifdef BLIS_ENABLE_ZEN_BLOCK_SIZES
// Zen optmized level 3 cache block sizes
#if BLIS_ENABLE_SINGLE_INSTANCE_BLOCK_SIZES