mirror of
https://github.com/amd/blis.git
synced 2026-05-11 09:39:59 +00:00
- Extended the existing support for handling beta scaling in the fringe cases of 3x4 RD kernels in ZGEMM SUP. The added support ensures that NaN values initialized in C do not propogate to the result when beta is 0. - The support has been added to fringe cases common to, as well as specific to the m and n variants of the RD kernels. AMD-Internal: [CPUPL-3053] [SWLCSG-1900] Change-Id: I8e617ac505144c3ea3a70556413d264f11dfc9a9