mirror of
https://github.com/amd/blis.git
synced 2026-06-28 18:27:08 +00:00
- For BF16 GEMVM1 fallback path when B matrix is reordered, there wasn't a panel adjustment happening after the kernel execution. - When the input size exceeds the panel boundary this would cause wrong panel access leading to incorrect results. Hence, added the same. [ AMD-Internal : CPUPL-8201 ]